{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:44:38Z","timestamp":1751035478130,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":90,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,30]],"date-time":"2020-09-30T00:00:00Z","timestamp":1601424000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,30]]},"DOI":"10.1145\/3410463.3414634","type":"proceedings-article","created":{"date-parts":[[2020,9,30]],"date-time":"2020-09-30T10:43:04Z","timestamp":1601462584000},"page":"399-411","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Mixed-Signal Charge-Domain Acceleration of Deep Neural Networks through Interleaved Bit-Partitioned Arithmetic"],"prefix":"10.1145","author":[{"given":"Soroush","family":"Ghodrati","sequence":"first","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hardik","family":"Sharma","sequence":"additional","affiliation":[{"name":"Bigstream, Inc, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sean","family":"Kinzer","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Yazdanbakhsh","sequence":"additional","affiliation":[{"name":"Google Research, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongse","family":"Park","sequence":"additional","affiliation":[{"name":"KAIST, Daejeon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana Champaign, Urbana Champaign, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doug","family":"Burger","sequence":"additional","affiliation":[{"name":"Microsoft, Redmond, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hadi","family":"Esmaeilzadeh","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"e_1_3_2_1_2_1","volume-title":"ASPLOS","author":"Venkatesh Ganesh","year":"2010","unstructured":"Ganesh Venkatesh , Jack Sampson , Nathan Goulding , Saturnino Garcia , Vladyslav Bryksin , Jose Lugo-Martinez , Steven Swanson , and Michael Bedford Taylor . Conservation cores : Reducing the energy of mature computations . In ASPLOS , 2010 . Ganesh Venkatesh, Jack Sampson, Nathan Goulding, Saturnino Garcia, Vladyslav Bryksin, Jose Lugo-Martinez, Steven Swanson, and Michael Bedford Taylor. Conservation cores: Reducing the energy of mature computations. In ASPLOS, 2010."},{"key":"e_1_3_2_1_3_1","volume-title":"ISCA","author":"Esmaeilzadeh Hadi","year":"2011","unstructured":"Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , and Doug Burger . Dark silicon and the end of multicore scaling . In ISCA , 2011 . Hadi Esmaeilzadeh, Emily Blem, Renee St. Amant, Karthikeyan Sankaralingam, and Doug Burger. Dark silicon and the end of multicore scaling. In ISCA, 2011."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.28"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"e_1_3_2_1_8_1","volume-title":"Tartan: Accelerating fully-connected and convolutional layers in deep learning networks by exploiting numerical precision variability. arXiv","author":"Delmas Alberto","year":"2017","unstructured":"Alberto Delmas , Sayeh Sharify , Patrick Judd , and Andreas Moshovos . Tartan: Accelerating fully-connected and convolutional layers in deep learning networks by exploiting numerical precision variability. arXiv , 2017 . Alberto Delmas, Sayeh Sharify, Patrick Judd, and Andreas Moshovos. Tartan: Accelerating fully-connected and convolutional layers in deep learning networks by exploiting numerical precision variability. arXiv, 2017."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446050"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195662"},{"key":"e_1_3_2_1_11_1","volume-title":"ISCA","author":"Albericio Jorge","year":"2016","unstructured":"Jorge Albericio , Patrick Judd , Tayler Hetherington , Tor Aamodt , Natalie Enright Jerger , and Andreas Moshovos . Cnvlutin : ineffectual-neuron-free deep neural network computing . In ISCA , 2016 . Jorge Albericio, Patrick Judd, Tayler Hetherington, Tor Aamodt, Natalie Enright Jerger, and Andreas Moshovos. Cnvlutin: ineffectual-neuron-free deep neural network computing. In ISCA, 2016."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195661"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195659"},{"key":"e_1_3_2_1_14_1","volume-title":"HotChips","author":"Chung Eric","year":"2017","unstructured":"Eric Chung , Jeremy Fowers , Kalin Ovtcharov , Michael Papamichael , Adrian Caulfield , Todd Massengil , Ming Liu , Daniel Lo , Shlomi Alkalay , Michael Haselman , Christian Boehn , Oren Firestein , Alessandro Forin , Kang Su Gatlin , Mahdi Ghandi , Stephen Heil , Kyle Holohan , Tamas Juhasz , Ratna Kumar Kovvuri , Sitaram Lanka , Friedel van Megen , Dima Mukhortov , Prerak Patel , Steve Reinhardt , Adam Sapek , Raja Seera , Balaji Sridharan , Lisa Woods , Phillip Yi-Xiao , Ritchie Zhao , and Doug Burger . Accelerating persistent neural networks at datacenter scale . In HotChips , 2017 . Eric Chung, Jeremy Fowers, Kalin Ovtcharov, Michael Papamichael, Adrian Caulfield, Todd Massengil, Ming Liu, Daniel Lo, Shlomi Alkalay, Michael Haselman, Christian Boehn, Oren Firestein, Alessandro Forin, Kang Su Gatlin, Mahdi Ghandi, Stephen Heil, Kyle Holohan, Tamas Juhasz, Ratna Kumar Kovvuri, Sitaram Lanka, Friedel van Megen, Dima Mukhortov, Prerak Patel, Steve Reinhardt, Adam Sapek, Raja Seera, Balaji Sridharan, Lisa Woods, Phillip Yi-Xiao, Ritchie Zhao, and Doug Burger. Accelerating persistent neural networks at datacenter scale. In HotChips, 2017."},{"key":"e_1_3_2_1_15_1","volume-title":"ISCA","author":"Parashar Angshuman","year":"2017","unstructured":"Angshuman Parashar , Minsoo Rhu , Anurag Mukkara , Antonio Puglielli , Rangharajan Venkatesan , Brucek Khailany , Joel Emer , Stephen W Keckler , and William J Dally . SCNN : An Accelerator for Compressed-sparse Convolutional Neural Networks . In ISCA , 2017 . Angshuman Parashar, Minsoo Rhu, Anurag Mukkara, Antonio Puglielli, Rangharajan Venkatesan, Brucek Khailany, Joel Emer, Stephen W Keckler, and William J Dally. SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks. In ISCA, 2017."},{"key":"e_1_3_2_1_16_1","volume-title":"Yodann: An ultra-low power convolutional neural network accelerator based on binary weights. arXiv","author":"Andri Renzo","year":"2016","unstructured":"Renzo Andri , Lukas Cavigelli , Davide Rossi , and Luca Benini . Yodann: An ultra-low power convolutional neural network accelerator based on binary weights. arXiv , 2016 . Renzo Andri, Lukas Cavigelli, Davide Rossi, and Luca Benini. Yodann: An ultra-low power convolutional neural network accelerator based on binary weights. arXiv, 2016."},{"key":"e_1_3_2_1_17_1","volume-title":"ISCA","author":"Han Song","year":"2016","unstructured":"Song Han , Xingyu Liu , Huizi Mao , Jing Pu , Ardavan Pedram , Mark A Horowitz , and William J Dally . Eie : efficient inference engine on compressed deep neural network . In ISCA , 2016 . Song Han, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pedram, Mark A Horowitz, and William J Dally. Eie: efficient inference engine on compressed deep neural network. In ISCA, 2016."},{"key":"e_1_3_2_1_18_1","volume-title":"ISCA","author":"Chen Yu-Hsin","year":"2016","unstructured":"Yu-Hsin Chen , Joel Emer , and Vivienne Sze . Eyeriss : A spatial architecture for energy-efficient dataflow for convolutional neural networks . In ISCA , 2016 . Yu-Hsin Chen, Joel Emer, and Vivienne Sze. Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks. In ISCA, 2016."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.41"},{"key":"e_1_3_2_1_21_1","volume-title":"ISCA","author":"Jouppi Norman P","year":"2017","unstructured":"Norman P Jouppi , Cliff Young , Nishant Patil , David Patterson , Gaurav Agrawal , Raminder Bajwa , Sarah Bates , Suresh Bhatia , Nan Boden , Al Borchers , In-datacenter performance analysis of a tensor processing unit . In ISCA , 2017 . Norman P Jouppi, Cliff Young, Nishant Patil, David Patterson, Gaurav Agrawal, Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Al Borchers, et al. In-datacenter performance analysis of a tensor processing unit. In ISCA, 2017."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"e_1_3_2_1_23_1","unstructured":"Hardik Sharma Jongse Park Naveen Suda Liangzhen Lai Benson Chau Vikas Chandra and Hadi Esmaeilzadeh. Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural networks.  Hardik Sharma Jongse Park Naveen Suda Liangzhen Lai Benson Chau Vikas Chandra and Hadi Esmaeilzadeh. Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural networks."},{"key":"e_1_3_2_1_24_1","volume-title":"ISCA","author":"Aklaghi Vahide","year":"2018","unstructured":"Vahide Aklaghi , Amir Yazdanbakhsh , Kambiz Samadi , Hadi Esmaeilzadeh , and Rajesh K. Gupta . Snapea: Predictive early activation for reducing computation in deep convolutional neural networks . In ISCA , 2018 . Vahide Aklaghi, Amir Yazdanbakhsh, Kambiz Samadi, Hadi Esmaeilzadeh, and Rajesh K. Gupta. Snapea: Predictive early activation for reducing computation in deep convolutional neural networks. In ISCA, 2018."},{"key":"e_1_3_2_1_25_1","volume-title":"ISCA","author":"Hegde Kartik","year":"2018","unstructured":"Kartik Hegde , Jiyong Yu , Rohit Agrawal , Mengjia Yan , Michael Pellauer , and Christopher W Fletcher . Ucnn : Exploiting computational reuse in deep neural networks via weight repetition . ISCA , 2018 . Kartik Hegde, Jiyong Yu, Rohit Agrawal, Mengjia Yan, Michael Pellauer, and Christopher W Fletcher. Ucnn: Exploiting computational reuse in deep neural networks via weight repetition. ISCA, 2018."},{"key":"e_1_3_2_1_26_1","volume-title":"ISSCC","author":"Lee Jinmook","year":"2018","unstructured":"Jinmook Lee , Changhyeon Kim , Sanghoon Kang , Dongjoo Shin , Sangyeob Kim , and Hoi-Jun Yoo . Unpu : A 50.6 tops\/w unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision . In ISSCC , 2018 . Jinmook Lee, Changhyeon Kim, Sanghoon Kang, Dongjoo Shin, Sangyeob Kim, and Hoi-Jun Yoo. Unpu: A 50.6 tops\/w unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision. In ISSCC, 2018."},{"key":"e_1_3_2_1_27_1","volume-title":"ISCA","author":"Shafiee Ali","year":"2016","unstructured":"Ali Shafiee , Anirban Nag , Naveen Muralimanohar , Rajeev Balasubramonian , John Paul Strachan , Miao Hu , R Stanley Williams , and Vivek Srikumar . Isaac : A convolutional neural network accelerator with in-situ analog arithmetic in crossbars . In ISCA , 2016 . Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R Stanley Williams, and Vivek Srikumar. Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. In ISCA, 2016."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00015"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19870674"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001164"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3995"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2599536"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310264"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008536"},{"key":"e_1_3_2_1_35_1","volume-title":"ISCA","author":"Amant Ren\u00e9e St.","year":"2014","unstructured":"Ren\u00e9e St. Amant , Amir Yazdanbakhsh , Jongse Park , Bradley Thwaites , Hadi Esmaeilzadeh , Arjang Hassibi , Luis Ceze , and Doug Burger . General-purpose code acceleration with limited-precision analog computation . In ISCA , 2014 . Ren\u00e9e St. Amant, Amir Yazdanbakhsh, Jongse Park, Bradley Thwaites, Hadi Esmaeilzadeh, Arjang Hassibi, Luis Ceze, and Doug Burger. General-purpose code acceleration with limited-precision analog computation. In ISCA, 2014."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063061"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2599536"},{"key":"e_1_3_2_1_38_1","volume-title":"ISCA","author":"Chi Ping","year":"2016","unstructured":"Ping Chi , Shuangchen Li , Cong Xu , Tao Zhang , Jishen Zhao , Yongpan Liu , Yu Wang , and Yuan Xie . Prime : A novel processing-in-memory architecture for neural network computation in reram-based main memory . In ISCA , 2016 . Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. In ISCA, 2016."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_2_1_40_1","volume-title":"Patrick Judd, and Andreas Moshovos. Loom: Exploiting weight and activation precisions to accelerate convolutional neural networks. arXiv","author":"Sharify Sayeh","year":"2017","unstructured":"Sayeh Sharify , Alberto Delmas Lascorz , Patrick Judd, and Andreas Moshovos. Loom: Exploiting weight and activation precisions to accelerate convolutional neural networks. arXiv , 2017 . Sayeh Sharify, Alberto Delmas Lascorz, Patrick Judd, and Andreas Moshovos. Loom: Exploiting weight and activation precisions to accelerate convolutional neural networks. arXiv, 2017."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/558287"},{"key":"e_1_3_2_1_42_1","volume-title":"2018 IEEE Custom Integrated Circuits Conference, CICC 2018","author":"Harpe Pieter","year":"2018","unstructured":"Pieter Harpe . A 0.0013 mm2 10b 10ms\/s sar adc with a 0.0048 mm2 42db-rejection passive fir filter . In 2018 IEEE Custom Integrated Circuits Conference, CICC 2018 . Institute of Electrical and Electronics Engineers Inc. , 2018 . Pieter Harpe. A 0.0013 mm2 10b 10ms\/s sar adc with a 0.0048 mm2 42db-rejection passive fir filter. In 2018 IEEE Custom Integrated Circuits Conference, CICC 2018. Institute of Electrical and Electronics Engineers Inc., 2018."},{"key":"e_1_3_2_1_43_1","unstructured":"Facebook AI Research. Caffe2. https:\/\/caffe2.ai\/.  Facebook AI Research. Caffe2. https:\/\/caffe2.ai\/."},{"key":"e_1_3_2_1_44_1","first-page":"81","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Rekhi Angad S","year":"2019","unstructured":"Angad S Rekhi , Brian Zimmer , Nikola Nedovic , Ningxi Liu , Rangharajan Venkatesan , Miaorong Wang , Brucek Khailany , William J Dally , and C Thomas Gray . Analog\/mixed-signal hardware error modeling for deep learning inference . In Proceedings of the 56th Annual Design Automation Conference 2019 , page 81 . ACM, 2019. Angad S Rekhi, Brian Zimmer, Nikola Nedovic, Ningxi Liu, Rangharajan Venkatesan, Miaorong Wang, Brucek Khailany, William J Dally, and C Thomas Gray. Analog\/mixed-signal hardware error modeling for deep learning inference. In Proceedings of the 56th Annual Design Automation Conference 2019, page 81. ACM, 2019."},{"key":"e_1_3_2_1_45_1","volume-title":"Analog VLSI: signal and information processing","author":"Ismail Mohammed","year":"1994","unstructured":"Mohammed Ismail and Terri Fiez . Analog VLSI: signal and information processing , volume 166 . McGraw-Hill New York , 1994 . Mohammed Ismail and Terri Fiez. Analog VLSI: signal and information processing, volume 166. McGraw-Hill New York, 1994."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"e_1_3_2_1_47_1","volume-title":"Thermal feasibility of die-stacked processing in memory","author":"Eckert Yasuko","year":"2014","unstructured":"Yasuko Eckert , Nuwan Jayasena , and Gabriel H Loh . Thermal feasibility of die-stacked processing in memory . 2014 . Yasuko Eckert, Nuwan Jayasena, and Gabriel H Loh. Thermal feasibility of die-stacked processing in memory. 2014."},{"key":"e_1_3_2_1_48_1","first-page":"1097","volume-title":"Advances in neural information processing systems","author":"Krizhevsky Alex","year":"2012","unstructured":"Alex Krizhevsky , Ilya Sutskever , and Geoffrey E Hinton . Imagenet classification with deep convolutional neural networks . In Advances in neural information processing systems , pages 1097 -- 1105 , 2012 . Alex Krizhevsky, Ilya Sutskever, and Geoffrey E Hinton. Imagenet classification with deep convolutional neural networks. In Advances in neural information processing systems, pages 1097--1105, 2012."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_2_1_50_1","volume-title":"Very deep convolutional networks for large-scale image recognition. arXiv","author":"Simonyan Karen","year":"2014","unstructured":"Karen Simonyan and Andrew Zisserman . Very deep convolutional networks for large-scale image recognition. arXiv , 2014 . Karen Simonyan and Andrew Zisserman. Very deep convolutional networks for large-scale image recognition. arXiv, 2014."},{"key":"e_1_3_2_1_51_1","volume-title":"Quantized neural networks: Training neural networks with low precision weights and activations. arXiv","author":"Hubara Itay","year":"2016","unstructured":"Itay Hubara , Matthieu Courbariaux , Daniel Soudry , Ran El-Yaniv , and Yoshua Bengio . Quantized neural networks: Training neural networks with low precision weights and activations. arXiv , 2016 . Itay Hubara, Matthieu Courbariaux, Daniel Soudry, Ran El-Yaniv, and Yoshua Bengio. Quantized neural networks: Training neural networks with low precision weights and activations. arXiv, 2016."},{"key":"e_1_3_2_1_52_1","volume-title":"Learning multiple layers of features from tiny images. Computer Science Department","author":"Krizhevsky Alex","year":"2009","unstructured":"Alex Krizhevsky and Geoffrey Hinton . Learning multiple layers of features from tiny images. Computer Science Department , University of Toronto , Tech. Rep, 2009 . Alex Krizhevsky and Geoffrey Hinton. Learning multiple layers of features from tiny images. Computer Science Department, University of Toronto, Tech. Rep, 2009."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_55_1","volume-title":"Yolov3: An incremental improvement. arXiv preprint arXiv:1804.02767","author":"Redmon Joseph","year":"2018","unstructured":"Joseph Redmon and Ali Farhadi . Yolov3: An incremental improvement. arXiv preprint arXiv:1804.02767 , 2018 . Joseph Redmon and Ali Farhadi. Yolov3: An incremental improvement. arXiv preprint arXiv:1804.02767, 2018."},{"key":"e_1_3_2_1_56_1","volume-title":"Mary Ann Marcinkiewicz, and Beatrice Santorini. Building a large annotated corpus of english: The penn treebank. Computational linguistics","author":"Marcus Mitchell P","year":"1993","unstructured":"Mitchell P Marcus , Mary Ann Marcinkiewicz, and Beatrice Santorini. Building a large annotated corpus of english: The penn treebank. Computational linguistics , 1993 . Mitchell P Marcus, Mary Ann Marcinkiewicz, and Beatrice Santorini. Building a large annotated corpus of english: The penn treebank. Computational linguistics, 1993."},{"key":"e_1_3_2_1_57_1","volume-title":"Long short-term memory. Neural computation","author":"Hochreiter Sepp","year":"1997","unstructured":"Sepp Hochreiter and J\u00fcrgen Schmidhuber . Long short-term memory. Neural computation , 1997 . Sepp Hochreiter and J\u00fcrgen Schmidhuber. Long short-term memory. Neural computation, 1997."},{"key":"e_1_3_2_1_58_1","volume-title":"Tetris: Scalable and efficient neural network acceleration with 3d memory. https:\/\/github.com\/stanford-mast\/nn_dataflow","author":"Gao Mingyu","year":"2017","unstructured":"Gao, Pu, Yang, Horowitz, and Kozyrakis]tetris:simulator Mingyu Gao , Jing Pu , Xuan Yang , Mark Horowitz , and Christos Kozyrakis . Tetris: Scalable and efficient neural network acceleration with 3d memory. https:\/\/github.com\/stanford-mast\/nn_dataflow , 2017 . Gao, Pu, Yang, Horowitz, and Kozyrakis]tetris:simulatorMingyu Gao, Jing Pu, Xuan Yang, Mark Horowitz, and Christos Kozyrakis. Tetris: Scalable and efficient neural network acceleration with 3d memory. https:\/\/github.com\/stanford-mast\/nn_dataflow, 2017."},{"key":"e_1_3_2_1_59_1","volume-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv","author":"Zhou Shuchang","year":"2016","unstructured":"Shuchang Zhou , Zekun Ni , Xinyu Zhou , He Wen , Yuxin Wu , and Yuheng Zou . Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv , 2016 . Shuchang Zhou, Zekun Ni, Xinyu Zhou, He Wen, Yuxin Wu, and Yuheng Zou. Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv, 2016."},{"key":"e_1_3_2_1_60_1","volume-title":"WRPN: wide reduced-precision networks. arXiv","author":"Mishra Asit K.","year":"2017","unstructured":"Asit K. Mishra , Eriko Nurvitadhi , Jeffrey J. Cook , and Debbie Marr . WRPN: wide reduced-precision networks. arXiv , 2017 . Asit K. Mishra, Eriko Nurvitadhi, Jeffrey J. Cook, and Debbie Marr. WRPN: wide reduced-precision networks. arXiv, 2017."},{"key":"e_1_3_2_1_61_1","volume-title":"Ternary weight networks. arXiv","author":"Li Fengfu","year":"2016","unstructured":"Fengfu Li , Bo Zhang , and Bin Liu . Ternary weight networks. arXiv , 2016 . Fengfu Li, Bo Zhang, and Bin Liu. Ternary weight networks. arXiv, 2016."},{"key":"e_1_3_2_1_62_1","volume-title":"Lq-nets: Learned quantization for highly accurate and compact deep neural networks. arXiv preprint arXiv:1807.10029","author":"Zhang Dongqing","year":"2018","unstructured":"Dongqing Zhang , Jiaolong Yang , Dongqiangzi Ye , and Gang Hua . Lq-nets: Learned quantization for highly accurate and compact deep neural networks. arXiv preprint arXiv:1807.10029 , 2018 . Dongqing Zhang, Jiaolong Yang, Dongqiangzi Ye, and Gang Hua. Lq-nets: Learned quantization for highly accurate and compact deep neural networks. arXiv preprint arXiv:1807.10029, 2018."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_2_1_64_1","unstructured":"Nvidia tensor rt 5.1. https:\/\/developer.nvidia.com\/tensorrt.  Nvidia tensor rt 5.1. https:\/\/developer.nvidia.com\/tensorrt."},{"volume-title":"URL https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45","author":"NCSU.","key":"e_1_3_2_1_65_1","unstructured":"NCSU. Freepdk45, 2018. URL https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45 . NCSU. Freepdk45, 2018. URL https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45."},{"key":"e_1_3_2_1_66_1","first-page":"2016","author":"Murmann B.","year":"1997","unstructured":"B. Murmann . ADC Performance Survey 1997 -- 2016 . murmann\/adcsurvey.html, [Online]. Available. URL http:\/\/web.stanford.edu\/. B. Murmann. ADC Performance Survey 1997--2016. murmann\/adcsurvey.html, [Online]. Available. URL http:\/\/web.stanford.edu\/.","journal-title":"ADC Performance Survey"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"e_1_3_2_1_68_1","volume-title":"Last Revision","author":"Cube Hybrid Memory","year":"2013","unstructured":"Hybrid Memory Cube Consortium et al. Hybrid memory cube specification 1.0 . Last Revision Jan , 2013 . Hybrid Memory Cube Consortium et al. Hybrid memory cube specification 1.0. Last Revision Jan, 2013."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_70_1","volume-title":"NIPS-W","author":"Paszke Adam","year":"2017","unstructured":"Adam Paszke , Sam Gross , Soumith Chintala , Gregory Chanan , Edward Yang , Zachary DeVito , Zeming Lin , Alban Desmaison , Luca Antiga , and Adam Lerer . Automatic differentiation in pytorch . In NIPS-W , 2017 . Adam Paszke, Sam Gross, Soumith Chintala, Gregory Chanan, Edward Yang, Zachary DeVito, Zeming Lin, Alban Desmaison, Luca Antiga, and Adam Lerer. Automatic differentiation in pytorch. In NIPS-W, 2017."},{"key":"e_1_3_2_1_71_1","volume-title":"June","author":"Zmora Neta","year":"2018","unstructured":"Neta Zmora , Guy Jacob , and Gal Novik . Neural network distiller , June 2018 . URL https:\/\/doi.org\/10.5281\/zenodo.1297430. 10.5281\/zenodo.1297430 Neta Zmora, Guy Jacob, and Gal Novik. Neural network distiller, June 2018. URL https:\/\/doi.org\/10.5281\/zenodo.1297430."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819190"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"crossref","unstructured":"Aayush Ankit Izzat El Hajj Sai Rahul Chalamalasetti Geoffrey Ndu Martin Foltin R Stanley Williams Paolo Faraboschi John Paul Strachan Kaushik Roy and Dejan S Milojicic. Puma: A programmable ultra-efficient memristor-based accelerator for machine learning inference. arXiv preprint arXiv:1901.10351 2019.  Aayush Ankit Izzat El Hajj Sai Rahul Chalamalasetti Geoffrey Ndu Martin Foltin R Stanley Williams Paolo Faraboschi John Paul Strachan Kaushik Roy and Dejan S Milojicic. Puma: A programmable ultra-efficient memristor-based accelerator for machine learning inference. arXiv preprint arXiv:1901.10351 2019.","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00019"},{"key":"e_1_3_2_1_75_1","unstructured":"Mohammad Samragh mojan javaheripi and Farinaz Koushanfar. Encodeep: Realizing bit-flexible encoding for deep neural networks. ACM Transactions on Embedded Computing Systems (TECS).  Mohammad Samragh mojan javaheripi and Farinaz Koushanfar. Encodeep: Realizing bit-flexible encoding for deep neural networks. ACM Transactions on Embedded Computing Systems (TECS)."},{"key":"e_1_3_2_1_76_1","first-page":"1","volume-title":"2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Rouhani Bita Darvish","year":"2018","unstructured":"Bita Darvish Rouhani , Mohammad Samragh , Mojan Javaheripi , Tara Javidi , and Farinaz Koushanfar . Deepfense : Online accelerated defense against adversarial deep learning . In 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , pages 1 -- 8 . IEEE, 2018 . Bita Darvish Rouhani, Mohammad Samragh, Mojan Javaheripi, Tara Javidi, and Farinaz Koushanfar. Deepfense: Online accelerated defense against adversarial deep learning. In 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pages 1--8. IEEE, 2018."},{"key":"e_1_3_2_1_77_1","volume-title":"Fastwave: Accelerating autoregressive convolutional neural networks on fpga. arXiv preprint arXiv:2002.04971","author":"Hussain Shehzeen","year":"2020","unstructured":"Shehzeen Hussain , Mojan Javaheripi , Paarth Neekhara , Ryan Kastner , and Farinaz Koushanfar . Fastwave: Accelerating autoregressive convolutional neural networks on fpga. arXiv preprint arXiv:2002.04971 , 2020 . Shehzeen Hussain, Mojan Javaheripi, Paarth Neekhara, Ryan Kastner, and Farinaz Koushanfar. Fastwave: Accelerating autoregressive convolutional neural networks on fpga. arXiv preprint arXiv:2002.04971, 2020."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317784"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.5555\/3437539.3437701"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.297698"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884330"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1979.11203"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844125"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"e_1_3_2_1_85_1","first-page":"103","volume-title":"Proceedings of the 55th Annual Design Automation Conference","author":"Qiao Ximing","unstructured":"Ximing Qiao , Xiong Cao , Huanrui Yang , Linghao Song , and Hai Li. Atomlayer : a universal reram-based cnn accelerator with atomic layer computation . In Proceedings of the 55th Annual Design Automation Conference , page 103 . ACM, 2018. Ximing Qiao, Xiong Cao, Huanrui Yang, Linghao Song, and Hai Li. Atomlayer: a universal reram-based cnn accelerator with atomic layer computation. In Proceedings of the 55th Annual Design Automation Conference, page 103. ACM, 2018."},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342009"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342118"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926952"},{"key":"e_1_3_2_1_89_1","volume-title":"Fpsa: A full system stack solution for reconfigurable reram-based nn accelerator architecture. arXiv preprint arXiv:1901.09904","author":"Ji Yu","year":"2019","unstructured":"Yu Ji , Youyang Zhang , Xinfeng Xie , Shuangchen Li , Peiqi Wang , Xing Hu , Youhui Zhang , and Yuan Xie . Fpsa: A full system stack solution for reconfigurable reram-based nn accelerator architecture. arXiv preprint arXiv:1901.09904 , 2019 . Yu Ji, Youyang Zhang, Xinfeng Xie, Shuangchen Li, Peiqi Wang, Xing Hu, Youhui Zhang, and Yuan Xie. Fpsa: A full system stack solution for reconfigurable reram-based nn accelerator architecture. arXiv preprint arXiv:1901.09904, 2019."},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322271"}],"event":{"name":"PACT '20: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Virtual Event GA USA","acronym":"PACT '20"},"container-title":["Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3410463.3414634","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3410463.3414634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:51Z","timestamp":1750195911000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3410463.3414634"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,30]]},"references-count":90,"alternative-id":["10.1145\/3410463.3414634","10.1145\/3410463"],"URL":"https:\/\/doi.org\/10.1145\/3410463.3414634","relation":{},"subject":[],"published":{"date-parts":[[2020,9,30]]},"assertion":[{"value":"2020-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}