{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:20Z","timestamp":1750220600165,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":4,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,30]],"date-time":"2020-09-30T00:00:00Z","timestamp":1601424000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,30]]},"DOI":"10.1145\/3410463.3414667","type":"proceedings-article","created":{"date-parts":[[2020,9,30]],"date-time":"2020-09-30T10:43:04Z","timestamp":1601462584000},"page":"357-358","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Approximate Pattern Matching for On-Chip Interconnect Traffic Prediction"],"prefix":"10.1145","author":[{"given":"Vignesh","family":"Adhinarayanan","sequence":"first","affiliation":[{"name":"Virginia Tech, Blacksburg, VA, USA"}]},{"given":"Wu-chun","family":"Feng","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"Measuring and Modeling On-chip Interconnect Power on Real Hardware. In International Symposium on Workload Characterization (IISWC)","author":"Adhinarayanan V.","year":"2016"},{"volume-title":"Exascale Computing -- A Fact or Fiction. Keynote Presentation at International Parallel and Distributed Processing Symposium (IPDPS)","year":"2013","author":"Borkar S.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","first-page":"359","volume-title":"Dynamic Power Management. In International Symposium on Microarchitecture (MICRO)","author":"Isci C.","year":"2006"},{"volume-title":"Phase Tracking and Prediction. In International Symposium on Computer Architecture (ISCA)","year":"2003","author":"Sherwood T.","key":"e_1_3_2_1_4_1"}],"event":{"name":"PACT '20: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Virtual Event GA USA","acronym":"PACT '20"},"container-title":["Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3410463.3414667","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3410463.3414667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:58Z","timestamp":1750195918000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3410463.3414667"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,30]]},"references-count":4,"alternative-id":["10.1145\/3410463.3414667","10.1145\/3410463"],"URL":"https:\/\/doi.org\/10.1145\/3410463.3414667","relation":{},"subject":[],"published":{"date-parts":[[2020,9,30]]},"assertion":[{"value":"2020-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}