{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:13:52Z","timestamp":1766067232284,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2021,1,31]]},"abstract":"<jats:p>Non-Volatile Memory technologies are coming as a viable option on account of the high density and low-leakage power over the conventional SRAM counterpart. However, the increased write latency reduces their chances as a substitute for SRAM. To attenuate this problem, a hybrid STT-RAM-SRAM architecture is proposed where with large STT-RAM ways, the small SRAM ways are incorporated for handling the write operations. However, the performance gain obtained from such an architecture is not as much as expected on account of the larger miss rate caused by smaller SRAM partition. This, in turn, may limit the amount of cache capacity.<\/jats:p>\n          <jats:p>This article attempts to reduce the miss penalty and improve the average memory access time by retaining the victims evicted from the hybrid cache in a smaller, fully associative SRAM structure called the victim cache. The victim cache is accessed on a miss in the primary hybrid cache. Hits in the victim cache require an exchange of the block between the main hybrid cache and the victim cache. In such cases, to effectively place the required block in the appropriate region of the main hybrid cache, we propose an access-based block placement technique. Besides, to manage the runtime load and the uneven evictions of the SRAM partition, we also present a dynamic region-based victim cache partitioning method to hold the victims dedicated to each region. Experimental evaluation on a full system simulator shows significant improvement in the performance and execution time along with a reduction in the overall miss rate. The proposed policy also increases the endurance of Hybrid Cache Architectures (HCA) by reducing writes in the STT partition.<\/jats:p>","DOI":"10.1145\/3411368","type":"journal-article","created":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T18:26:48Z","timestamp":1607365608000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Improving the Performance of Hybrid Caches Using Partitioned Victim Caching"],"prefix":"10.1145","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1292-3235","authenticated-orcid":false,"given":"Sukarn","family":"Agarwal","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Guwahati, Assam, India"}]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Assam, India"}]}],"member":"320","published-online":{"date-parts":[[2020,12,7]]},"reference":[{"volume-title":"Proceedings of the IFIP\/IEEE International Conference on Very Large Scale Integration-System on a Chip. Springer, 46--71","author":"Agarwal S.","key":"e_1_2_1_1_1"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2836156"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2892424"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629298"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"e_1_2_1_6_1","article-title":"Spin-transfer torque magnetic random access memory (STT-MRAM)","volume":"9","author":"Dmytro Apalkov","year":"2013","journal-title":"J. Emerg. Technol. Comput. Syst."},{"volume-title":"Jaswinder Pal Singh, and Kai Li","year":"2008","author":"Bienia Christian","key":"e_1_2_1_7_1"},{"key":"e_1_2_1_8_1","first-page":"2","article-title":"The Gem5 simulator","volume":"39","author":"Nathan Binkert","year":"2011","journal-title":"SIGARCH Comput. Archit. News"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201912)","year":"2012","author":"Chen Yu-Ting","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2689010"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"volume-title":"Proceedings of the 4th Annual IEEE International Workshop on Workload Characterization. (WWC\u201901)","author":"Guthaus Matthew R.","key":"e_1_2_1_12_1"},{"volume-title":"SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News 34","year":"2006","author":"Henning John L.","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854333"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314413"},{"volume-title":"Proceedings of the International Conference on VLSI. 52--53","year":"2011","author":"Kim Y. B.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","article-title":"Energy-efficient runtime adaptable L1 STT-RAM cache design","volume":"39","author":"Kuan Kyle","year":"2019","journal-title":"IEEE Trans. Comput.-aided Des. Integ. Circ. Syst."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2918153"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004174"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361906"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2917208"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3380732"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2015.7238085"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.2200\/S00381ED1V01Y201109CAC018"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.589235"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2529621"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"volume-title":"Proceedings of the IEEE 20th International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Wang Z.","key":"e_1_2_1_30_1"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874803"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291359"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3411368","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3411368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:28Z","timestamp":1750197688000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3411368"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,7]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,1,31]]}},"alternative-id":["10.1145\/3411368"],"URL":"https:\/\/doi.org\/10.1145\/3411368","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2020,12,7]]},"assertion":[{"value":"2019-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}