{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:15Z","timestamp":1750220535491,"version":"3.41.0"},"reference-count":15,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,7,27]],"date-time":"2020-07-27T00:00:00Z","timestamp":1595808000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGBED Rev."],"published-print":{"date-parts":[[2020,7,27]]},"abstract":"<jats:p>This paper presents Real-Time Network-on-chip-based architecture Analysis and Simulation tool (ReTiNAS), with a special focus on real-time communications. It allows fast and precise exploration of real-time design choices onto NoC architectures.<\/jats:p>\n          <jats:p>\n            ReTiNAS is an event-based simulator written in\n            <jats:italic>Python.<\/jats:italic>\n            It implements different real-time communication protocols and tracks the communications within the NoC at cycle level. Its modularity allows activating and deactivating different NoC components and easily extending the implemented protocols for more customized simulations and analysis.\n          <\/jats:p>\n          <jats:p>Further, we use ReTiNAS to perform a comparative study of analysis and simulation for different communication protocols using a wide set of synthetic experiments.<\/jats:p>","DOI":"10.1145\/3412821.3412822","type":"journal-article","created":{"date-parts":[[2020,7,27]],"date-time":"2020-07-27T15:58:23Z","timestamp":1595865503000},"page":"5-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An analysis and simulation tool of real-time communications in on-chip networks"],"prefix":"10.1145","volume":"17","author":[{"given":"Chawki","family":"Benchehida","sequence":"first","affiliation":[{"name":"Univ. Oran1, Oran, Algeria"}]},{"given":"Mohammed Kamel","family":"Benhaoua","sequence":"additional","affiliation":[{"name":"Univ. Mustapha Stambouli, Mascara and Univ. Oran1, Oran, Algeria"}]},{"given":"Houssam-Eddine","family":"Zahaf","sequence":"additional","affiliation":[{"name":"Univ. Lille - CRIStAL, Lille, France"}]},{"given":"Giuseppe","family":"Lipari","sequence":"additional","affiliation":[{"name":"Univ. Lille - CRIStAL, Lille, France"}]}],"member":"320","published-online":{"date-parts":[[2020,7,27]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404157"},{"key":"e_1_2_1_2_1","article-title":"DynMapNoCSIM: A Dynamic Mapping SIMULATOR for Network on Chip based MPSoC","volume":"13","author":"Benhaoua Mohammed Kamel","year":"2015","journal-title":"Journal of Digital Information Management"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"volume-title":"Noxim: Network-on-chip simulator. URL: http:\/\/sourceforge.net\/projects\/noxim","year":"2008","author":"Fazzino Fabrizio","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2623619"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICT.2007.375388"},{"volume-title":"MoBS 2010-Sixth Annual Workshop on Modeling, Benchmarking and Simulation.","year":"2010","author":"Lis Mieszko","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2009.5404105"},{"volume-title":"HERMES: an infrastructure for low area overhead packet-switching networks on chip. INTEGRATION, the VLSI journal 38, 1","year":"2004","author":"Moraes Fernando","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492735"},{"volume-title":"NC-G-SIM: A Parameterized Generic Simulator for 2D-Mesh, 3D-Mesh & Irregular On-chip Networks with Table-based Routing. Global Journal of Computer Science and Technology","year":"2013","author":"Vyas Kartika","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903023"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2686391"}],"container-title":["ACM SIGBED Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3412821.3412822","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3412821.3412822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:25:02Z","timestamp":1750195502000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3412821.3412822"}},"subtitle":["a comparative study"],"short-title":[],"issued":{"date-parts":[[2020,7,27]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,7,27]]}},"alternative-id":["10.1145\/3412821.3412822"],"URL":"https:\/\/doi.org\/10.1145\/3412821.3412822","relation":{},"ISSN":["1551-3688"],"issn-type":[{"type":"electronic","value":"1551-3688"}],"subject":[],"published":{"date-parts":[[2020,7,27]]},"assertion":[{"value":"2020-07-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}