{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T23:23:33Z","timestamp":1768519413176,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"EU","award":["871669"],"award-info":[{"award-number":["871669"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,3,22]]},"DOI":"10.1145\/3412841.3441928","type":"proceedings-article","created":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T05:10:24Z","timestamp":1619154624000},"page":"481-490","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Automating the design flow under dynamic partial reconfiguration for hardware-software co-design in FPGA SoC"],"prefix":"10.1145","author":[{"given":"Biruk","family":"Seyoum","sequence":"first","affiliation":[{"name":"TeCIP Institute, Scuola, Pisa, Italy"}]},{"given":"Marco","family":"Pagani","sequence":"additional","affiliation":[{"name":"TeCIP Institute, Scuola, Pisa, Italy"}]},{"given":"Alessandro","family":"Biondi","sequence":"additional","affiliation":[{"name":"TeCIP Institute, Scuola, Pisa, Italy"}]},{"given":"Giorgio","family":"Buttazzo","sequence":"additional","affiliation":[{"name":"TeCIP Institute, Scuola, Pisa, Italy"}]}],"member":"320","published-online":{"date-parts":[[2021,4,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36424-2_26"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the IEEE Real-Time Systems Symposium (RTSS)","author":"Biondi A.","unstructured":"A. Biondi, A. Balsini, M. Pagani, E. Rossi, M. Marinoni, and G. Buttazzo. 2016. A Framework for Supporting Real-Time Applications on Dynamic Reconfigurable FPGAs. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS) (Porto, Portugal)."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the 11th NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","author":"Biondi A.","unstructured":"A. Biondi and G. Buttazzo. 2017. Timing-aware FPGA Partitioning for Real-Time Applications Under Dynamic Partial Reconfiguration. In Proceedings of the 11th NASA\/ESA Conference on Adaptive Hardware and Systems (AHS) (Pasadena, CA, USA)."},{"key":"e_1_3_2_1_5_1","volume-title":"Juan Carlos L\u00f3pez, and Pablo S\u00e1nchez","author":"de la Fuente David","year":"2016","unstructured":"David de la Fuente, Jes\u00fas Barba, Juli\u00e1n Caba, Pablo Pe\u00f1il, Juan Carlos L\u00f3pez, and Pablo S\u00e1nchez. 2016. Building a Dynamically Reconfigurable System Through a High-Level Development Flow. In Languages, Design Methods, and Tools for Electronic System Design. Springer, 51--73."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.99"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 2016 ACM\/SIGDA Int. Symposium on Field-Programmable Gate Arrays","author":"Tuan","unstructured":"Tuan D.A. Nguyen and Akash Kumar. 2016. PRFloor: An Automatic Floorplanner for Partially Reconfigurable FPGA Systems. In Proceedings of the 2016 ACM\/SIGDA Int. Symposium on Field-Programmable Gate Arrays (Monterey, California, USA) (FPGA '16)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293980"},{"key":"e_1_3_2_1_9_1","volume-title":"https:\/\/github.com\/Xilinx\/BNN-PYNQ. [Online","author":"BNN-PYNQ","year":"2020","unstructured":"BNN-PYNQ project. 2020. . https:\/\/github.com\/Xilinx\/BNN-PYNQ. [Online; accessed 11-January-2020]."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2562361"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857186"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3358202"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.146"},{"key":"e_1_3_2_1_14_1","volume-title":"https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2018_1\/ug909-vivado-partial-reconfiguration.pdf. [Online","year":"2020","unstructured":"ug909-vivado-partial-reconfiguration user guide. 2018. . https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2018_1\/ug909-vivado-partial-reconfiguration.pdf. [Online; accessed 27-May-2020]."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 8th Int. Conf. on Reconfigurable Computing: Architectures, Tools and Applications","author":"Vipin Kizheppatt","unstructured":"Kizheppatt Vipin and Suhaib A. Fahmy. 2012. Architecture-Aware Reconfiguration-centric Floorplanning for Partial Reconfiguration. In Proceedings of the 8th Int. Conf. on Reconfigurable Computing: Architectures, Tools and Applications (Hong Kong, China) (ARC'12)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.119"},{"key":"e_1_3_2_1_18_1","volume-title":"2015 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS). IEEE, 1--8.","author":"Vipin Kizheppatt","unstructured":"Kizheppatt Vipin and Suhaib A Fahmy.2015. Mapping adaptive hardware systems with partial reconfiguration using CoPR for Zynq. In 2015 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS). IEEE, 1--8."},{"key":"e_1_3_2_1_19_1","unstructured":"Xilinx [n.d.]. Partial Reconfiguration Decoupler LogiCORE IP Product Guide. Xilinx."},{"key":"e_1_3_2_1_20_1","unstructured":"Xilinx [n.d.]. Vivado Design Suite User Guide: Partial Reconfiguration. Xilinx."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.73"},{"key":"e_1_3_2_1_22_1","volume-title":"Javier Mora, Andr\u00e9s Otero, and Eduardo de La Torre.","author":"Zamacola Rafael","year":"2018","unstructured":"Rafael Zamacola, Alberto Garc\u00eda Mart\u00ednez, Javier Mora, Andr\u00e9s Otero, and Eduardo de La Torre. 2018. IMPRESS: Automated Tool for the Implementation of Highly Flexible Partial Reconfigurable Systems with Xilinx Vivado. In 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE, 1--8."}],"event":{"name":"SAC '21: The 36th ACM\/SIGAPP Symposium on Applied Computing","location":"Virtual Event Republic of Korea","acronym":"SAC '21","sponsor":["SIGAPP ACM Special Interest Group on Applied Computing"]},"container-title":["Proceedings of the 36th Annual ACM Symposium on Applied Computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3412841.3441928","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3412841.3441928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:23Z","timestamp":1750197743000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3412841.3441928"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,22]]},"references-count":22,"alternative-id":["10.1145\/3412841.3441928","10.1145\/3412841"],"URL":"https:\/\/doi.org\/10.1145\/3412841.3441928","relation":{},"subject":[],"published":{"date-parts":[[2021,3,22]]},"assertion":[{"value":"2021-04-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}