{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:11Z","timestamp":1750220651899,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["772773"],"award-info":[{"award-number":["772773"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,3,22]]},"DOI":"10.1145\/3412841.3441931","type":"proceedings-article","created":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T05:10:24Z","timestamp":1619154624000},"page":"511-520","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["MUCH"],"prefix":"10.1145","author":[{"given":"Sergi","family":"Vilardell","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Spain and Universitat Polit\u00e8cnica de Catalunya, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isabel","family":"Serra","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Spain and Centre de Recerca Matem\u00e1tica, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Mezzetti","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,4,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"A. R. Alameldeen and D. A. Wood. 2003. Variability in architectural simulations of multi-threaded workloads.","DOI":"10.1109\/MM.2003.1261392"},{"key":"e_1_3_2_1_2_1","volume-title":"WCET workshop.","author":"Betts A.","year":"2010","unstructured":"A. Betts et al. 2010. Hybrid measurement-based WCET analysis at the source level using object-level traces. In WCET workshop."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"A. Biondi and M. Di Natale. 2018. Achieving Predictable Multicore Execution of Automotive Applications Using the LET Paradigm. In RTAS.","DOI":"10.1109\/RTAS.2018.00032"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"J. Cardona et al. 2019. Maximum-Contention Control Unit (MCCU): Resource Access Count and Contention Time Enforcement. DATE (2019).","DOI":"10.23919\/DATE.2019.8715155"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"D. Dasari et al. 2011. Response Time Analysis of COTS-Based Multicores Considering the Contention on the Shared Memory Bus. In TrustCom.","DOI":"10.1109\/TrustCom.2011.146"},{"key":"e_1_3_2_1_6_1","unstructured":"DDC-I. 2020. Patent Details for Managing Cache. https:\/\/www.ddci.com\/manage_cache_patent\/."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"E. D\u00edaz et al. 2018. Modelling multicore contention on the AURIX TC27x. In DAC.","DOI":"10.1109\/DAC.2018.8465780"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"E. D\u00edaz et al. 2018. Modelling multicore contention on the AURIXTM TC27x. In DAC.","DOI":"10.1109\/DAC.2018.8465780"},{"key":"e_1_3_2_1_9_1","volume-title":"Continuous Non-Intrusive Hybrid WCET Estimation Using Waypoint Graphs. In WCET workshop.","author":"Dreyer B.","year":"2016","unstructured":"B. Dreyer et al. 2016. Continuous Non-Intrusive Hybrid WCET Estimation Using Waypoint Graphs. In WCET workshop."},{"key":"e_1_3_2_1_10_1","volume-title":"Contention in Multicore Hardware Shared Resources: Understanding of the State of the Art. In WCET Workshop.","author":"Fernandez G.","year":"2014","unstructured":"G. Fernandez et al. 2014. Contention in Multicore Hardware Shared Resources: Understanding of the State of the Art. In WCET Workshop."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2616307"},{"key":"e_1_3_2_1_12_1","unstructured":"Freescale semicondutor. 2014. e6500 Core Reference Manual. https:\/\/www.nxp.com\/docs\/en\/reference-manual\/E6500RM.pdf. E6500RM. Rev 0. 06\/2014."},{"key":"e_1_3_2_1_13_1","first-page":"2016","article-title":"QorIQ T2080 Reference Manual. Also supports T2081. Document Number: T2080RM","volume":"3","year":"2016","unstructured":"Freescale semicondutor. 2016. QorIQ T2080 Reference Manual. Also supports T2081. Document Number: T2080RM. Rev. 3, 11\/2016.","journal-title":"Rev."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3139258.3139275"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"F. Guet et al. 2016. Probabilistic analysis of cache memories and cache memories impacts on multi-core embedded systems. In SIES.","DOI":"10.1109\/SIES.2016.7509420"},{"key":"e_1_3_2_1_16_1","volume-title":"PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In RTAS.","author":"Yun H.","year":"2014","unstructured":"H. Yun et al. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In RTAS."},{"key":"e_1_3_2_1_17_1","first-page":"1","article-title":"Matrix Completion and Low-Rank SVD via Fast Alternating Least Squares","volume":"16","author":"Hastie T.","year":"2015","unstructured":"T. Hastie et al. 2015. Matrix Completion and Low-Rank SVD via Fast Alternating Least Squares. J. Mach. Learn. Res. 16, 1 (Jan. 2015).","journal-title":"J. Mach. Learn. Res."},{"key":"e_1_3_2_1_18_1","unstructured":"R. V. Hogg and E. A. Tanis. 1997. Probability and statistical inference. Prentice Hall."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"J. Jalle et al. 2013. Deconstructing bus access control policies for Real-Time multicores. In SIES.","DOI":"10.1109\/SIES.2013.6601468"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"T. Kloda et al. 2019. Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems. In RTAS. IEEE.","DOI":"10.1109\/RTAS.2019.00009"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"L. Liu et al. 2012. A software memory partition approach for eliminating bank-level interference in multicore systems. In PACT.","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"R. Mancuso et al. 2013. Real-time cache management framework for multi-core architectures. In RTAS.","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130235"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"T. Mytkowicz et al. 2009. Producing wrong data without doing anything obviously wrong!. In ASPLOS.","DOI":"10.1145\/1508244.1508275"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3148054"},{"volume-title":"An Introduction to Copulas","author":"Nelsen R. B.","key":"e_1_3_2_1_26_1","unstructured":"R. B. Nelsen. 2010. An Introduction to Copulas. Springer Publishing Company, Incorporated."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"J. Nowotsch et al. 2014. Multi-core Interference-Sensitive WCET Analysis Leveraging Runtime Resource Capacity Enforcement. In ECRTS.","DOI":"10.1109\/ECRTS.2014.20"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"P. K. Valsan et al. 2016. Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems. In RTAS. 161--172.","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"X. Pan and F. Mueller. 2018. Controller-aware memory coloring for multicore real-time systems. In SAC. ACM 584--592.","DOI":"10.1145\/3167132.3167196"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"R. Pellizzoni et al. 2010. Worst case delay analysis for memory interference in multicore systems. In DATE.","DOI":"10.1109\/DATE.2010.5456952"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"R. Pellizzoni et al. 2011. A Predictable Execution Model for COTS-Based Embedded Systems. In RTAS.","DOI":"10.1109\/RTAS.2011.33"},{"key":"e_1_3_2_1_32_1","volume-title":"P\u00e9rez-Cerrolaza et al","author":"J.","year":"2020","unstructured":"J. P\u00e9rez-Cerrolaza et al. 2020. Multi-core Devices for Safety-critical Systems: A Survey. ACM Comput. Surv. 53, 4 (2020)."},{"key":"e_1_3_2_1_33_1","volume-title":"(Rockwell Collins)","author":"Radack D.","year":"2018","unstructured":"D. Radack et al. (Rockwell Collins). 2018. Civil Certification of Multi-core Processing Systems in Commercial Avionics."},{"key":"e_1_3_2_1_34_1","article-title":"A Simpler Approach to Matrix Completion","author":"Recht B.","year":"2011","unstructured":"B. Recht. 2011. A Simpler Approach to Matrix Completion. J. Mach. Learn. Res. 12, null (Dec. 2011), 3413--3430.","journal-title":"J. Mach. Learn. Res. 12, null"},{"key":"e_1_3_2_1_35_1","volume-title":"Challenges for Timing Analysis of Multi-Core Architectures. Workshop on Foundational and Practical Aspects of Resource Analysis. Invited Talk.","author":"Reineke J.","year":"2017","unstructured":"J. Reineke. 2017. Challenges for Timing Analysis of Multi-Core Architectures. Workshop on Foundational and Practical Aspects of Resource Analysis. Invited Talk."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","unstructured":"K. Schmidt et al. 2015. Non-Intrusive Tracing at First Instruction In SAE Technical Paper. 10.4271\/2015-01-0176","DOI":"10.4271\/2015-01-0176"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"N. Suzuki et al. 2013. Coordinated Bank and Cache Coloring for Temporal Protection of Memory Accesses. In CSE.","DOI":"10.1109\/CSE.2013.106"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","unstructured":"S. H. VanderLeest and C. Evripidou. 2020. An Approach to Verification of Interference Concerns for Multicore Systems (CAST-32A) In SAE Technical Paper. 10.4271\/2020-01-0016","DOI":"10.4271\/2020-01-0016"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"S. Vilardell I. Serra R. Santalla E. Mezzetti J. Abella and F. J. Cazorla. 2020. HRM: merging hardware event monitors for improved timing analysis of complex MPSoCs. IEEE transactions on computer-aided design of integrated circuits and systems (Sep 2020). http:\/\/hdl.handle.net\/2117\/327538","DOI":"10.1109\/TCAD.2020.3013051"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"V. M. Weaver et al. 2013. Non-determinism and overcount on modern hardware performance counter implementations. In ISPASS.","DOI":"10.1109\/ISPASS.2013.6557172"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"R. Wilhelm and J. Reineke. 2012. Embedded systems: Many cores - Many problems. In SIES.","DOI":"10.1109\/SIES.2012.6356583"},{"volume-title":"Core Statistics","author":"Wood S. N.","key":"e_1_3_2_1_42_1","unstructured":"S. N. Wood. 2015. Core Statistics. Cambridge University Press."},{"key":"e_1_3_2_1_43_1","unstructured":"H. Yun et al. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In RTAS."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"D. Zaparanuks et al. 2009. Accuracy of performance counter measurements. In ISPASS.","DOI":"10.1109\/ISPASS.2009.4919635"}],"event":{"name":"SAC '21: The 36th ACM\/SIGAPP Symposium on Applied Computing","sponsor":["SIGAPP ACM Special Interest Group on Applied Computing"],"location":"Virtual Event Republic of Korea","acronym":"SAC '21"},"container-title":["Proceedings of the 36th Annual ACM Symposium on Applied Computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3412841.3441931","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3412841.3441931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:23Z","timestamp":1750197743000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3412841.3441931"}},"subtitle":["exploiting pairwise hardware event monitor correlations for improved timing analysis of complex MPSoCs"],"short-title":[],"issued":{"date-parts":[[2021,3,22]]},"references-count":44,"alternative-id":["10.1145\/3412841.3441931","10.1145\/3412841"],"URL":"https:\/\/doi.org\/10.1145\/3412841.3441931","relation":{},"subject":[],"published":{"date-parts":[[2021,3,22]]},"assertion":[{"value":"2021-04-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}