{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:23:33Z","timestamp":1755998613094,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T00:00:00Z","timestamp":1604534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA","award":["HR0011-18-2-0032"],"award-info":[{"award-number":["HR0011-18-2-0032"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,5]]},"DOI":"10.1145\/3414622.3431907","type":"proceedings-article","created":{"date-parts":[[2020,12,14]],"date-time":"2020-12-14T21:50:00Z","timestamp":1607982600000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Revisiting inherent noise floors for interconnect prediction"],"prefix":"10.1145","author":[{"given":"Tuck-Boon","family":"Chan","sequence":"first","affiliation":[{"name":"Qualcomm"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew. B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"UC San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingyu","family":"Woo","sequence":"additional","affiliation":[{"name":"UC San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,12,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6377(94)90065-5"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/333032.333038"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927760"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.644032"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/318013.318062"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289103"},{"key":"e_1_3_2_1_7_1","first-page":"885","volume-title":"Proc. ISQED","author":"Jeong K.","year":"2010","unstructured":"K. Jeong and A. B. Kahng , \" Methodology From Chaos in IC Implementation \", Proc. ISQED , 2010 , pp. 885 -- 892 . K. Jeong and A. B. Kahng, \"Methodology From Chaos in IC Implementation\", Proc. ISQED, 2010, pp. 885--892."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/3201607.3201708"},{"key":"e_1_3_2_1_9_1","volume-title":"DAC work in progress poster","author":"Kahng A. B.","year":"2018","unstructured":"A. B. Kahng , S. Kumar and T. Shah , \" A No-Human-in-the-Loop Methodology Toward Optimal Utilization of EDA Tools and Flows \", DAC work in progress poster , 2018 . https:\/\/vlsicad.ucsd.edu\/MAB\/. A. B. Kahng, S. Kumar and T. Shah, \"A No-Human-in-the-Loop Methodology Toward Optimal Utilization of EDA Tools and Flows\", DAC work in progress poster, 2018. https:\/\/vlsicad.ucsd.edu\/MAB\/."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/846240.850261"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/167088.167200"},{"key":"e_1_3_2_1_12_1","volume-title":"https:\/\/opencores.org\/projects\/aes_core","author":"Core IP","year":"2008","unstructured":"Rijndael IP Core , https:\/\/opencores.org\/projects\/aes_core , 2008 . Rijndael IP Core, https:\/\/opencores.org\/projects\/aes_core, 2008."},{"volume-title":"https:\/\/opencores.org\/projects\/video_systems","year":"2008","key":"e_1_3_2_1_13_1","unstructured":"Video compression systems , https:\/\/opencores.org\/projects\/video_systems , 2008 . Video compression systems, https:\/\/opencores.org\/projects\/video_systems, 2008."},{"key":"e_1_3_2_1_14_1","volume-title":"https:\/\/github.com\/westerndigitalcorporation\/swerv_eh1","author":"Western Digital RV","year":"2019","unstructured":"Swe RV RISC-V Core\u2122 1.1 from Western Digital . https:\/\/github.com\/westerndigitalcorporation\/swerv_eh1 , 2019 . SweRV RISC-V Core\u2122 1.1 from Western Digital. https:\/\/github.com\/westerndigitalcorporation\/swerv_eh1, 2019."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996145"}],"event":{"name":"SLIP '20: System-Level Interconnect - Problems and Pathfinding Workshop","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"San Diego California","acronym":"SLIP '20"},"container-title":["Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3414622.3431907","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3414622.3431907","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3414622.3431907","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:13Z","timestamp":1750197793000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3414622.3431907"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,5]]},"references-count":15,"alternative-id":["10.1145\/3414622.3431907","10.1145\/3414622"],"URL":"https:\/\/doi.org\/10.1145\/3414622.3431907","relation":{},"subject":[],"published":{"date-parts":[[2020,11,5]]},"assertion":[{"value":"2020-12-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}