{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T21:10:28Z","timestamp":1762809028704,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T00:00:00Z","timestamp":1604534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,5]]},"DOI":"10.1145\/3414622.3431910","type":"proceedings-article","created":{"date-parts":[[2020,12,14]],"date-time":"2020-12-14T21:50:00Z","timestamp":1607982600000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["3D NoC emulation model on a single FPGA"],"prefix":"10.1145","author":[{"given":"Jonathan","family":"D'Hoore","sequence":"first","affiliation":[{"name":"Ghent University, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Poona","family":"Bahrebar","sequence":"additional","affiliation":[{"name":"University of California and Ghent University, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[{"name":"Ghent University, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,12,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCARC.2018.8541255"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811103"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375309"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3151758"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2821589"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279775"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/572400"},{"key":"e_1_3_2_1_9_1","volume-title":"3D FPGA-based NoC Emulator. [Online]. Available: https:\/\/github.com\/PoonaBahrebar\/3DFNoC","author":"D'Hoore J.","year":"2020","unstructured":"D'Hoore , J. , Bahrebar , P. , and Stroobandt , D . 3D FPGA-based NoC Emulator. [Online]. Available: https:\/\/github.com\/PoonaBahrebar\/3DFNoC , 2020 . D'Hoore, J., Bahrebar, P., and Stroobandt, D. 3D FPGA-based NoC Emulator. [Online]. Available: https:\/\/github.com\/PoonaBahrebar\/3DFNoC, 2020."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.255"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2735399"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577377"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.74"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1255456.1255460"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.46"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2011.5970513"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999969"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485963"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.121"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.18"},{"key":"e_1_3_2_1_22_1","volume-title":"Vivado Design Suite","author":"Xilinx","year":"2019","unstructured":"Xilinx . Vivado Design Suite ( 2019 .1). https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html. Xilinx. Vivado Design Suite (2019.1). https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html."},{"key":"e_1_3_2_1_23_1","volume-title":"Ultrascale Architecture Memory Resources - User Guide UG573. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug573-ultrascale-memory-resources.pdf","author":"Xilinx","year":"2019","unstructured":"Xilinx . Ultrascale Architecture Memory Resources - User Guide UG573. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug573-ultrascale-memory-resources.pdf , 2019 . Xilinx. Ultrascale Architecture Memory Resources - User Guide UG573. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug573-ultrascale-memory-resources.pdf, 2019."},{"key":"e_1_3_2_1_24_1","first-page":"10","article-title":"SRNoC: An ultra-fast configurable FPGA-based NoC simulator using switch-router architecture","volume":"39","author":"Xu C.","year":"2020","unstructured":"Xu , C. , Liu , Y. , and Yang , Y . SRNoC: An ultra-fast configurable FPGA-based NoC simulator using switch-router architecture . IEEE Trans. Comp.-Aided Design Integr. Circ. Syst. 39 , 10 ( 2020 ), 2798--2811. Xu, C., Liu, Y., and Yang, Y. SRNoC: An ultra-fast configurable FPGA-based NoC simulator using switch-router architecture. IEEE Trans. Comp.-Aided Design Integr. Circ. Syst. 39, 10 (2020), 2798--2811.","journal-title":"IEEE Trans. Comp.-Aided Design Integr. Circ. Syst."}],"event":{"name":"SLIP '20: System-Level Interconnect - Problems and Pathfinding Workshop","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"San Diego California","acronym":"SLIP '20"},"container-title":["Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3414622.3431910","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3414622.3431910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:13Z","timestamp":1750197793000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3414622.3431910"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,5]]},"references-count":24,"alternative-id":["10.1145\/3414622.3431910","10.1145\/3414622"],"URL":"https:\/\/doi.org\/10.1145\/3414622.3431910","relation":{},"subject":[],"published":{"date-parts":[[2020,11,5]]},"assertion":[{"value":"2020-12-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}