{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:58:18Z","timestamp":1780444698804,"version":"3.54.1"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2020,10,28]],"date-time":"2020-10-28T00:00:00Z","timestamp":1603843200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"crossref","award":["342185-2013-RGPIN"],"award-info":[{"award-number":["342185-2013-RGPIN"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2021,3,31]]},"abstract":"<jats:p>\n            As the primary second-order effect, parasitic issues have to be seriously addressed when synthesizing high-performance analog and RF integrated circuits (ICs). In this article, a two-phase hybrid sizing methodology for analog and RF ICs is proposed to take into account parasitic effect in the early design stage. It involves symbolic modeling and mixed-integer nonlinear programming (MINLP) in the first phase, and a many-objective evolutionary algorithm (many-OEA)-based sizing refiner in the second phase. With the aid of our proposed current density factor and piecewise curve fitting technique, the\n            <jats:italic>\n              g\n              <jats:sup>m<\/jats:sup>\n            <\/jats:italic>\n            \/\n            <jats:italic>\n              I\n              <jats:sup>D<\/jats:sup>\n            <\/jats:italic>\n            concept, which is typically utilized to solve the analog circuit design problem, can provide theoretical support to our accurate symbolic modeling. Thus, the intrinsic and interconnect parasitics can be accurately considered in our work with moderate modeling effort. A variety of electrical, geometric, and parasitic (including parasitic mismatch) constraints can be conveniently integrated into our MINLP problem formulation. Moreover, numerical simulations are embedded into the many-OEA-based sizing phase, which is able to tackle floorplan co-optimization. With such dynamic floorplan variation, the parasitics accuracy can be sustained along the evolution. The experimental results demonstrate high efficacy of our proposed parasitic-aware hybrid sizing methodology.\n          <\/jats:p>","DOI":"10.1145\/3416946","type":"journal-article","created":{"date-parts":[[2020,10,28]],"date-time":"2020-10-28T10:21:02Z","timestamp":1603880462000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Efficient Parasitic-aware\n            <i>\n              g\n              <sup>m<\/sup>\n            <\/i>\n            \/\n            <i>\n              I\n              <sup>D<\/sup>\n              -\n            <\/i>\n            based Hybrid Sizing Methodology for Analog and RF Integrated Circuits"],"prefix":"10.1145","volume":"26","author":[{"given":"Tuotian","family":"Liao","sequence":"first","affiliation":[{"name":"Memorial University of Newfoundland, NL, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Memorial University of Newfoundland, NL, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,10,28]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the 41st Design Automation Conference (DAC\u201904)","author":"Agarwal A."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201912)","author":"Ahmed A. A. I."},{"key":"e_1_2_1_3_1","volume-title":"Tradeoffs and Optimization in Analog CMOS Design","author":"Binkley D. M."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806606"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLDI-DAT.2013.6533820"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2013.2281535"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.905671"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3236624"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883710"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2712318"},{"key":"e_1_2_1_12_1","doi-asserted-by":"crossref","unstructured":"R. Fiorelli E. Peral\u00edas and F. Silveira. 2012. An All-inversion-region gm\/ID-based Design Methodology for Radiofrequency Blocks in CMOS Nanometer Technologies. In Wireless Radio-Frequency Standards and System Design: Advanced Techniques. IGI Global 15--39.  R. Fiorelli E. Peral\u00edas and F. Silveira. 2012. An All-inversion-region gm\/ID-based Design Methodology for Radiofrequency Blocks in CMOS Nanometer Technologies. In Wireless Radio-Frequency Standards and System Design: Advanced Techniques. IGI Global 15--39.","DOI":"10.4018\/978-1-4666-0083-6.ch002"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.597291"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems. 4643--4646","author":"Girardi A."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158732"},{"key":"e_1_2_1_16_1","volume-title":"A Sizing Tool for Low-Voltage Analog CMOS Circuits","author":"Jespers P."},{"key":"e_1_2_1_17_1","first-page":"17","article-title":"Analog integrated circuit sizing and layout dependent effects: A review","volume":"3","author":"Liao T.","year":"2014","journal-title":"J. Microelectron. Solid State Electron."},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the IEEE\/ACM 22nd Asia and South Pacific Design Automation Conference 475--480","author":"Liao T."},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems 1--5. IEEE.","author":"Liao T."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the 19th International Symposium on Quality Electronic Design (ISQED\u201918)","author":"Liao T."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483071"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT). 118--121","author":"Lin C.-W.","year":"2009"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.07.002"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.04.009"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0166-z"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.04.005"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of Design, Automation and Test in Europe (DATE\u201904)","author":"Ranjan M."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2018.02.002"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems, 2553--2556","author":"Shomalnasab G."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.535416"},{"key":"e_1_2_1_31_1","doi-asserted-by":"crossref","unstructured":"E. Tlelo-Cuautle I. Guerra-G\u00f3mez L. G. de la Fraga G. Flores-Becerra S. Polanco-Martag\u00f3n M. Fakhfakh C. A. Reyes-Garc\u00eda G. Rodr\u00edguez-G\u00f3mez and G. Reyes-Salgado. 2011. Evolutionary algorithms in the optimal sizing of analog circuits. In Intelligent Computational Optimization in Engineering 109--138. Springer Berlin.  E. Tlelo-Cuautle I. Guerra-G\u00f3mez L. G. de la Fraga G. Flores-Becerra S. Polanco-Martag\u00f3n M. Fakhfakh C. A. Reyes-Garc\u00eda G. Rodr\u00edguez-G\u00f3mez and G. Reyes-Salgado. 2011. Evolutionary algorithms in the optimal sizing of analog circuits. In Intelligent Computational Optimization in Engineering 109--138. Springer Berlin.","DOI":"10.1007\/978-3-642-21705-0_5"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2016.1138522"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035464"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201901)","author":"Vancorenland P."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10589-014-9644-1"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2015.2420112"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the 41st Annual Conference on Design Automation (DAC\u201904)","author":"Zhang G."},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the IEEE International Midwest Symposium on Circuits and Systems, I481--I484","author":"Zhang L."},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems, V77--V80","author":"Zhang L."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/1779613.1779614"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2007.892759"},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems, 1--5.","author":"Zhao Z."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3416946","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3416946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:31Z","timestamp":1750200091000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3416946"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,28]]},"references-count":42,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,3,31]]}},"alternative-id":["10.1145\/3416946"],"URL":"https:\/\/doi.org\/10.1145\/3416946","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,28]]},"assertion":[{"value":"2019-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-10-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}