{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T03:28:05Z","timestamp":1783567685353,"version":"3.55.0"},"reference-count":58,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2021,1,6]],"date-time":"2021-01-06T00:00:00Z","timestamp":1609891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2021,1,31]]},"abstract":"<jats:p>\n            Static Random Access Memory (SRAM) is a core technology for building computing hardware, including cache memory, register files and field programmable gate array devices. Hence, SRAM reliability is essential to guarantee dependable computing. While significant research has been conducted to develop automated test algorithms for detecting manufacture-induced SRAM faults, they cannot ensure detection of faults\n            <jats:italic>deliberately implemented<\/jats:italic>\n            in the SRAM array by untrusted parties in the integrated circuit development flow. Indeed, such hardware Trojan attacks represent an emerging security threat. While a growing body of research addresses Trojan designs in logic circuits, little research has explored hardware Trojan attacks in embedded memory arrays [20]. In this article, we propose a new class of hardware Trojans targeting embedded SRAM arrays. The Trojans are designed to evade industry standard post-manufacturing tests while enabling attacks targeting various system hardware components during deployment. Transistor-level simulation results demonstrate minimal impact on SRAM power, performance, and stability while Trojans are not activated. We also prove the feasibility of Trojan insertion in foundries by showing the proposed layouts that preserve the SRAM cell footprint and incur zero silicon area overhead. Finally, we elaborate on several system-level attacks that can leverage these Trojans to compromise security and privacy.\n          <\/jats:p>","DOI":"10.1145\/3422353","type":"journal-article","created":{"date-parts":[[2021,1,6]],"date-time":"2021-01-06T17:13:58Z","timestamp":1609953238000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Hardware Trojan Attack in Embedded Memory"],"prefix":"10.1145","volume":"17","author":[{"given":"Xinmu","family":"Wang","sequence":"first","affiliation":[{"name":"Northwestern Polytechnical University, Xi\u2019an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tamzidul","family":"Hoque","sequence":"additional","affiliation":[{"name":"University of Kansas, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abhishek","family":"Basak","sequence":"additional","affiliation":[{"name":"Intel Corporation, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert","family":"Karam","sequence":"additional","affiliation":[{"name":"University of South Florida, Tampa, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Hu","sequence":"additional","affiliation":[{"name":"Northwestern Polytechnical University, Xi\u2019an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maoyuan","family":"Qin","sequence":"additional","affiliation":[{"name":"Northwestern Polytechnical University, Xi\u2019an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dejun","family":"Mu","sequence":"additional","affiliation":[{"name":"Northwestern Polytechnical University, Xi\u2019an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,1,6]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"2018. ARMv7 Reference Manual. Retrieved from https:\/\/developer.arm.com\/documentation.  2018. ARMv7 Reference Manual. Retrieved from https:\/\/developer.arm.com\/documentation."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the International Conference on Smart Card Research and Advanced Application. Springer, 182--193","author":"Agoyan Michel","year":"2012"},{"key":"e_1_2_1_3_1","unstructured":"EC Amazon. 2010. Amazon elastic compute cloud (amazon EC2). https:\/\/aws.amazon.com\/ec2\/.  EC Amazon. 2010. Amazon elastic compute cloud (amazon EC2). https:\/\/aws.amazon.com\/ec2\/."},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the 1st Workshop on Architectural Reliability (WAR-1\u201905)","author":"Asadi Hossein","year":"2005"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. Springer, 2--12","author":"Aum\u00fcller C.","year":"2002"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2013.02.021"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. 197--214","author":"Becker Georg T."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.59"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1862891.1862892"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340158"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804101"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456930"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the IEEE VLSI Test Symposium. 395--400","author":"Hamdioui Said"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826578"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893615"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050104"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624727"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5632-y"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2020.2988048"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368630"},{"key":"e_1_2_1_22_1","first-page":"1","article-title":"Hidden in plaintext: An obfuscation-based countermeasure against FPGA bitstream tampering attacks","volume":"25","author":"Hoque Tamzidul","year":"2019","journal-title":"ACM Trans. Des. Autom. Electr. Syst."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224971"},{"key":"e_1_2_1_24_1","volume-title":"The navy bought fake chinese microchips that could have disarmed US missiles. Bus. Insider 27","author":"Johnson Robert","year":"2011"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962105"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2982188"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714843"},{"key":"e_1_2_1_28_1","first-page":"1","article-title":"Designing and implementing malicious hardware","volume":"5","author":"King Samuel T.","year":"2008","journal-title":"LEET"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.12"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873670"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2627525"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the 51th ACM\/IEEE Design Automation Conference. IEEE, 1--6.","author":"Liu Yu","year":"2014"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2584052"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2012.21"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the Conference on Cryptographic Hardware and Embedded Systems (CHES\u201906)","author":"Moradi A."},{"key":"e_1_2_1_36_1","volume-title":"Mohammad Nasim Imtiaz Khan, and Swaroop Ghosh","author":"Nagarajan Karthikeyan","year":"2020"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740836"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_2_1_40_1","volume-title":"International Technology Roadmap for Semiconductors","author":"Rosso Dan","year":"2014"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the 8th International Symposium on Telecommunications. IEEE, 719--722","author":"Saeidi Roghayeh"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657085"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2008.10"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"e_1_2_1_45_1","volume-title":"Anderson","author":"Skorobogatov Sergei P.","year":"2002"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477272"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399455"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2017.16"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the 44th ACM\/IEEE Design Automation Conference. IEEE, 5--8.","author":"Trimberger Steve","year":"2007"},{"key":"e_1_2_1_51_1","volume-title":"LASCA: Learning Assisted Side Channel Delay Analysis for Hardware Trojan Detection. arXiv:2001.06476.","author":"Vakil Ashkan","year":"2020"},{"key":"e_1_2_1_52_1","volume-title":"Testing Semiconductor Memories: Theory and Practice","author":"Van de Goor Ad J."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"e_1_2_1_54_1","volume-title":"Proceedings of the IEEE Design, Automation 8 Test in Europe. 501--508","author":"Van de Goor Ad J."},{"key":"e_1_2_1_55_1","unstructured":"N. H. E. Weste and D. M. Harris. 2011. CMOS VLSI Design: A Circuits and Systems Perspective.  N. H. E. Weste and D. M. Harris. 2011. CMOS VLSI Design: A Circuits and Systems Perspective."},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2011.12"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046660.2046670"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.10"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422353","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3422353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:21Z","timestamp":1750197801000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422353"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,6]]},"references-count":58,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,1,31]]}},"alternative-id":["10.1145\/3422353"],"URL":"https:\/\/doi.org\/10.1145\/3422353","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,6]]},"assertion":[{"value":"2020-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-01-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}