{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T22:53:17Z","timestamp":1775083997870,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,28]],"date-time":"2020-09-28T00:00:00Z","timestamp":1601251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["2297359"],"award-info":[{"award-number":["2297359"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000287","name":"Royal Academy of Engineering","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000287","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010664","name":"H2020 Future and Emerging Technologies","doi-asserted-by":"publisher","award":["754337"],"award-info":[{"award-number":["754337"]}],"id":[{"id":"10.13039\/100010664","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,28]]},"DOI":"10.1145\/3422575.3422781","type":"proceedings-article","created":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T01:43:40Z","timestamp":1616377420000},"page":"86-96","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["\u00a0\u00a0 Analysis of the Usage Models of System Memory Management Unit in Accelerator-attached Translation Units"],"prefix":"10.1145","author":[{"given":"Kyriakos","family":"Paraskevas","sequence":"first","affiliation":[{"name":"University of Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konstantinos","family":"Iordanou","sequence":"additional","affiliation":[{"name":"University of Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikel","family":"Luj\u00e1n","sequence":"additional","affiliation":[{"name":"University of Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Goodacre","sequence":"additional","affiliation":[{"name":"University of Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. SDSoC Development Environment Guide. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_4\/ug1027-sdsoc-user-guide.pdf  [n.d.]. SDSoC Development Environment Guide. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_4\/ug1027-sdsoc-user-guide.pdf"},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. SDSoC Environment Optimization Guide. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_2\/ug1235-sdsoc-optimization-guide.pdf  [n.d.]. SDSoC Environment Optimization Guide. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_2\/ug1235-sdsoc-optimization-guide.pdf"},{"key":"e_1_3_2_1_3_1","volume-title":"Intel Virtualization Technology for Directed I\/O.Intel technology journal 10, 3","author":"Abramson Darren","year":"2006"},{"key":"e_1_3_2_1_4_1","unstructured":"Amazon. [n.d.]. Amazon EC2 F1 Instances. ([n.\u00a0d.]). https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/  Amazon. [n.d.]. Amazon EC2 F1 Instances. ([n.\u00a0d.]). https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"key":"e_1_3_2_1_5_1","unstructured":"I AMD and O Virtualization. 2007. Technology (IOMMU) Specification. (2007).  I AMD and O Virtualization. 2007. Technology (IOMMU) Specification. (2007)."},{"key":"e_1_3_2_1_6_1","unstructured":"ARM. [n.d.]. System Memory Management Units. ([n.\u00a0d.]). https:\/\/developer.arm.com\/ip-products\/system-ip\/system-controllers\/system-memory-management-unit  ARM. [n.d.]. System Memory Management Units. ([n.\u00a0d.]). https:\/\/developer.arm.com\/ip-products\/system-ip\/system-controllers\/system-memory-management-unit"},{"key":"e_1_3_2_1_7_1","unstructured":"ARM-Holdings. 2013. ARM system memory management unit architecture specification\u2014SMMU architecture version 2.0.  ARM-Holdings. 2013. ARM system memory management unit architecture specification\u2014SMMU architecture version 2.0."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2661582"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.117"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650362"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.diin.2003.12.001"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/H2RC49586.2019.00010"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611850"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/502059.502042"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855768.1855774"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3196494.3196518"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"D.\u00a0R.\u00a0E. Gnad F. Oboril and M.\u00a0B. Tahoori. 2017. Voltage Drop-based Fault Attacks on FPGAs using Valid Bitstreams. In FPL.  D.\u00a0R.\u00a0E. Gnad F. Oboril and M.\u00a0B. Tahoori. 2017. Voltage Drop-based Fault Attacks on FPGAs using Valid Bitstreams. In FPL.","DOI":"10.23919\/FPL.2017.8056840"},{"key":"e_1_3_2_1_18_1","volume-title":"2016","author":"J. Weerasinghe","year":"2016"},{"key":"e_1_3_2_1_19_1","unstructured":"Andrew\u00a0Attwood Kyriakos\u00a0Paraskevas. 2018. arm-user-space-page-table-project. https:\/\/bitbucket.org\/kiriakos1992\/arm-user-space-page-table-project\/src\/master\/.  Andrew\u00a0Attwood Kyriakos\u00a0Paraskevas. 2018. arm-user-space-page-table-project. https:\/\/bitbucket.org\/kiriakos1992\/arm-user-space-page-table-project\/src\/master\/."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971969"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2014.32"},{"key":"e_1_3_2_1_22_1","volume-title":"Intel virtualization technology roadmap and VT-d support in Xen","author":"Nakajima Jun","year":"2007"},{"key":"e_1_3_2_1_23_1","unstructured":"Ho-Cheung Ng Yuk-Ming Choi and Hayden Kwok-Hay So. 2013. Direct Virtual Memory Access from FPGA for High-productivity Heterogeneous Computing. In FPT.  Ho-Cheung Ng Yuk-Ming Choi and Hayden Kwok-Hay So. 2013. Direct Virtual Memory Access from FPGA for High-productivity Heterogeneous Computing. In FPT."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2018.08.240"},{"key":"e_1_3_2_1_25_1","volume-title":"FSP Workshop 2019; Sixth International Workshop on FPGAs for Software Programmers. VDE, 1\u20139.","author":"Pham Khoa\u00a0Dang","year":"2019"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665678"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Chethan Ramesh Shivukumar\u00a0B. Patil Siva\u00a0Nishok Dhanuskodi George Provelengios S\u00e9bastien Pillement Daniel Holcomb and Russell Tessier. 2018. FPGA Side Channel Attacks without Physical Access. In FCCM.  Chethan Ramesh Shivukumar\u00a0B. Patil Siva\u00a0Nishok Dhanuskodi George Provelengios S\u00e9bastien Pillement Daniel Holcomb and Russell Tessier. 2018. FPGA Side Channel Attacks without Physical Access. In FCCM.","DOI":"10.1109\/FCCM.2018.00016"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416643"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"F. Schellenberg D.\u00a0R.\u00a0E. Gnad A. Moradi and M.\u00a0B. Tahoori. 2018. An Inside Job: Remote Power Analysis Attacks on FPGAs. In DATE.  F. Schellenberg D.\u00a0R.\u00a0E. Gnad A. Moradi and M.\u00a0B. Tahoori. 2018. An Inside Job: Remote Power Analysis Attacks on FPGAs. In DATE.","DOI":"10.23919\/DATE.2018.8342177"},{"key":"e_1_3_2_1_30_1","volume-title":"CoreLink Intelligent System IP by ARM","author":"Stevens Ashley","year":"2011"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3337801.3337819"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"A. Vaishnav K.\u00a0D. Pham D. Koch and J. Garside. 2018. Resource Elastic Virtualization for FPGAs using OpenCL. In FPL.  A. Vaishnav K.\u00a0D. Pham D. Koch and J. Garside. 2018. Resource Elastic Virtualization for FPGAs using OpenCL. In FPL.","DOI":"10.1109\/FPL.2018.00028"},{"key":"e_1_3_2_1_33_1","volume-title":"FOS: A Modular FPGA Operating System for Dynamic Workloads. arXiv preprint arXiv:2001.09990(2020).","author":"Vaishnav Anuj","year":"2020"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555692.2555702"},{"key":"e_1_3_2_1_35_1","volume-title":"VFIO: A user\u2019s perspective. In KVM Forum.","author":"Williamson Alex","year":"2012"},{"key":"e_1_3_2_1_36_1","volume-title":"Black Hat USA 2008(2008)","author":"Wojtczuk Rafal","year":"2008"},{"key":"e_1_3_2_1_37_1","unstructured":"Xilinx. 2014. UG910 - Vivado Design Suite User Guide.  Xilinx. 2014. UG910 - Vivado Design Suite User Guide."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080211"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"M. Zhao and G.\u00a0E. Suh. 2018. FPGA-Based Remote Power Side-Channel Attacks. In SP.  M. Zhao and G.\u00a0E. Suh. 2018. FPGA-Based Remote Power Side-Channel Attacks. In SP.","DOI":"10.1109\/SP.2018.00049"}],"event":{"name":"MEMSYS 2020: The International Symposium on Memory Systems","location":"Washington DC USA","acronym":"MEMSYS 2020"},"container-title":["The International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422781","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3422575.3422781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:55Z","timestamp":1750197715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422781"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,28]]},"references-count":39,"alternative-id":["10.1145\/3422575.3422781","10.1145\/3422575"],"URL":"https:\/\/doi.org\/10.1145\/3422575.3422781","relation":{},"subject":[],"published":{"date-parts":[[2020,9,28]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}