{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:11:44Z","timestamp":1755997904261,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,28]],"date-time":"2020-09-28T00:00:00Z","timestamp":1601251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Carl-Zeiss Stiftung","award":["Nachwuchsf\u00f6rderprogram 2015"],"award-info":[{"award-number":["Nachwuchsf\u00f6rderprogram 2015"]}]},{"DOI":"10.13039\/100011105","name":"European Commission","doi-asserted-by":"publisher","award":["732631"],"award-info":[{"award-number":["732631"]}],"id":[{"id":"10.13039\/100011105","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["WE 2442\/14-1"],"award-info":[{"award-number":["WE 2442\/14-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,28]]},"DOI":"10.1145\/3422575.3422786","type":"proceedings-article","created":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T01:43:40Z","timestamp":1616377420000},"page":"114-125","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An Energy Efficient 3D-Heterogeneous Main Memory Architecture for Mobile Devices"],"prefix":"10.1145","author":[{"given":"Deepak","family":"M. Mathew","sequence":"first","affiliation":[{"name":"TU Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe","family":"S. Prado","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"\u00c9der F.","family":"Zulian","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Mohsin","family":"Ghaffar","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[{"name":"Fraunhofer IESE Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","unstructured":"Ian Bratt. 2018. Arm\u2019s First-Generation Machine Learning Processor. https:\/\/www.hotchips.org\/hc30\/2conf\/2.07_ARM_ML_Processor_HC30_ARM_2018_08_17.pdf  Ian Bratt. 2018. Arm\u2019s First-Generation Machine Learning Processor. https:\/\/www.hotchips.org\/hc30\/2conf\/2.07_ARM_ML_Processor_HC30_ARM_2018_08_17.pdf"},{"key":"e_1_3_2_1_5_1","unstructured":"Andrew Carter. [n.d.]. MNIST Neural Network in C. https:\/\/github.com\/AndrewCarterUK\/mnist-neural-network-plain-c  Andrew Carter. [n.d.]. MNIST Neural Network in C. https:\/\/github.com\/AndrewCarterUK\/mnist-neural-network-plain-c"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1059-7"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479083"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310257"},{"volume-title":"Mobile Memory Systems. In 2015 Mobile Systems Technologies Workshop (MST). 1\u20137.","author":"Confalonieri E.","key":"e_1_3_2_1_9_1","unstructured":"E. Confalonieri , P. Amato , D. Balluchi , D. Caraccio , and M. Dallabora . 2015 . Mobile Memory Systems. In 2015 Mobile Systems Technologies Workshop (MST). 1\u20137. E. Confalonieri, P. Amato, D. Balluchi, D. Caraccio, and M. Dallabora. 2015. Mobile Memory Systems. In 2015 Mobile Systems Technologies Workshop (MST). 1\u20137."},{"key":"e_1_3_2_1_10_1","unstructured":"Inc. Crossbar. 2017. Crossbar ReRAM Technology. https:\/\/www.crossbar-inc.com\/assets\/resources\/white-papers\/Crossbar-ReRAM-Technology.pdf  Inc. Crossbar. 2017. Crossbar ReRAM Technology. https:\/\/www.crossbar-inc.com\/assets\/resources\/white-papers\/Crossbar-ReRAM-Technology.pdf"},{"key":"e_1_3_2_1_11_1","volume-title":"Edge Intelligence: The Confluence of Edge Computing and Artificial Intelligence.","author":"Deng Shuiguang","year":"2019","unstructured":"Shuiguang Deng , Hailiang Zhao , Weijia Fang , Jianwei Yin , Schahram Dustdar , and Albert Zomaya . 2019 . Edge Intelligence: The Confluence of Edge Computing and Artificial Intelligence. Shuiguang Deng, Hailiang Zhao, Weijia Fang, Jianwei Yin, Schahram Dustdar, and Albert Zomaya. 2019. Edge Intelligence: The Confluence of Edge Computing and Artificial Intelligence."},{"key":"e_1_3_2_1_12_1","unstructured":"Android developer guide. 2019. Memory allocation among processes. https:\/\/developer.android.com\/topic\/performance\/memory-management  Android developer guide. 2019. Memory allocation among processes. https:\/\/developer.android.com\/topic\/performance\/memory-management"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_14_1","unstructured":"Linux Documentation. 2019. zram: Compressed RAM-based block devices. https:\/\/www.kernel.org\/doc\/Documentation\/blockdev\/zram.txt  Linux Documentation. 2019. zram: Compressed RAM-based block devices. https:\/\/www.kernel.org\/doc\/Documentation\/blockdev\/zram.txt"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2872794"},{"volume-title":"Product Brief: Intel Optane DC Persistent Memory. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/optane-dc-persistent-memory-brief.pdf","year":"2019","key":"e_1_3_2_1_16_1","unstructured":"Intel. 2019 . Product Brief: Intel Optane DC Persistent Memory. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/optane-dc-persistent-memory-brief.pdf Intel. 2019. Product Brief: Intel Optane DC Persistent Memory. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/optane-dc-persistent-memory-brief.pdf"},{"key":"e_1_3_2_1_17_1","unstructured":"JEDEC. 2014. Wide I\/O 2 standard (JESD229-2). (2014).  JEDEC. 2014. Wide I\/O 2 standard (JESD229-2). (2014)."},{"key":"e_1_3_2_1_18_1","unstructured":"JEDEC. 2017. JEDEC DDR5 & NVDIMM-P Standards Under Development. https:\/\/www.jedec.org\/news\/pressreleases\/jedec-ddr5-nvdimm-p-standards-under-development  JEDEC. 2017. JEDEC DDR5 & NVDIMM-P Standards Under Development. https:\/\/www.jedec.org\/news\/pressreleases\/jedec-ddr5-nvdimm-p-standards-under-development"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223715"},{"key":"e_1_3_2_1_20_1","volume-title":"DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework. IPSJ Transactions on System LSI Design Methodology (T-SLDM) (August","author":"Jung Matthias","year":"2015","unstructured":"Matthias Jung , Christian Weis , and Norbert Wehn . 2015. DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework. IPSJ Transactions on System LSI Design Methodology (T-SLDM) (August 2015 ). Matthias Jung, Christian Weis, and Norbert Wehn. 2015. DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework. IPSJ Transactions on System LSI Design Methodology (T-SLDM) (August 2015)."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746413"},{"key":"e_1_3_2_1_22_1","unstructured":"Mark Lapedus. 2019. DRAM Scaling Challenges Grow. https:\/\/semiengineering.com\/dram-scaling-challenges-grow\/  Mark Lapedus. 2019. DRAM Scaling Challenges Grow. https:\/\/semiengineering.com\/dram-scaling-challenges-grow\/"},{"key":"e_1_3_2_1_23_1","volume-title":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 210\u2013211","author":"Liu T.","year":"2013","unstructured":"T. Liu , T.\u00a0 H. Yan , R. Scheuerlein , Y. Chen , J.\u00a0 K. Lee , G. Balakrishnan , G. Yee , H. Zhang , A. Yap , J. Ouyang , T. Sasaki , S. Addepalli , A. Al-Shamma , C. Chen , M. Gupta , G. Hilton , S. Joshi , A. Kathuria , V. Lai , D. Masiwal , M. Matsumoto , A. Nigam , A. Pai , J. Pakhale , C.\u00a0 H. Siau , X. Wu , R. Yin , L. Peng , J.\u00a0 Y. Kang , S. Huynh , H. Wang , N. Nagel , Y. Tanaka , M. Higashitani , T. Minvielle , C. Gorla , T. Tsukamoto , T. Yamaguchi , M. Okajima , T. Okamura , S. Takase , T. Hara , H. Inoue , L. Fasoli , M. Mofidi , R. Shrivastava , and K. Quader . 2013. A 130.7mm lt;sup gt;2 lt;\/sup gt; 2-layer 32Gb ReRAM memory device in 24nm technology . In 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 210\u2013211 . https:\/\/doi.org\/10.1109\/ISSCC. 2013 .6487703 10.1109\/ISSCC.2013.6487703 T. Liu, T.\u00a0H. Yan, R. Scheuerlein, Y. Chen, J.\u00a0K. Lee, G. Balakrishnan, G. Yee, H. Zhang, A. Yap, J. Ouyang, T. Sasaki, S. Addepalli, A. Al-Shamma, C. Chen, M. Gupta, G. Hilton, S. Joshi, A. Kathuria, V. Lai, D. Masiwal, M. Matsumoto, A. Nigam, A. Pai, J. Pakhale, C.\u00a0H. Siau, X. Wu, R. Yin, L. Peng, J.\u00a0Y. Kang, S. Huynh, H. Wang, N. Nagel, Y. Tanaka, M. Higashitani, T. Minvielle, C. Gorla, T. Tsukamoto, T. Yamaguchi, M. Okajima, T. Okamura, S. Takase, T. Hara, H. Inoue, L. Fasoli, M. Mofidi, R. Shrivastava, and K. Quader. 2013. A 130.7mm lt;sup gt;2 lt;\/sup gt; 2-layer 32Gb ReRAM memory device in 24nm technology. In 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 210\u2013211. https:\/\/doi.org\/10.1109\/ISSCC.2013.6487703"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268315"},{"key":"e_1_3_2_1_26_1","volume-title":"RRAMSpec: A Design Space Exploration Framework for High Density Resistive RAM. In 2019 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).","author":"Mathew Deepak","year":"2019","unstructured":"Deepak Mathew , Andr\u00e9\u00a0Lucas Chinazzo , Christian Weis , Matthias Jung , Bastien Giraud , Pascal Vivet , Alexandre Levisse , and Norbert Wehn . 2019 . RRAMSpec: A Design Space Exploration Framework for High Density Resistive RAM. In 2019 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). Deepak Mathew, Andr\u00e9\u00a0Lucas Chinazzo, Christian Weis, Matthias Jung, Bastien Giraud, Pascal Vivet, Alexandre Levisse, and Norbert Wehn. 2019. RRAMSpec: A Design Space Exploration Framework for High Density Resistive RAM. In 2019 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)."},{"volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation, Dionisios\u00a0N. Pnevmatikatos","author":"Mathew M.","key":"e_1_3_2_1_27_1","unstructured":"Deepak\u00a0 M. Mathew , Andr\u00e9\u00a0Lucas Chinazzo , Christian Weis , Matthias Jung , Bastien Giraud , Pascal Vivet , Alexandre Levisse , and Norbert Wehn . 2019. RRAMSpec: A Design Space Exploration Framework for High Density Resistive RAM . In Embedded Computer Systems: Architectures, Modeling, and Simulation, Dionisios\u00a0N. Pnevmatikatos , Maxime Pelcat, and Matthias Jung(Eds.). Springer International Publishing , Cham , 34\u201347. Deepak\u00a0M. Mathew, Andr\u00e9\u00a0Lucas Chinazzo, Christian Weis, Matthias Jung, Bastien Giraud, Pascal Vivet, Alexandre Levisse, and Norbert Wehn. 2019. RRAMSpec: A Design Space Exploration Framework for High Density Resistive RAM. In Embedded Computer Systems: Architectures, Modeling, and Simulation, Dionisios\u00a0N. Pnevmatikatos, Maxime Pelcat, and Matthias Jung(Eds.). Springer International Publishing, Cham, 34\u201347."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_29_1","volume-title":"2011 IEEE Custom Integrated Circuits Conference (CICC). 1\u20134. https:\/\/doi.org\/10","author":"Milojevic D.","year":"2011","unstructured":"D. Milojevic , H. Oprins , J. Ryckaert , P. Marchal , and G. Van der Plas. 2011. DRAM-on-logic Stack \u2013 Calibrated thermal and mechanical models integrated into PathFinding flow . In 2011 IEEE Custom Integrated Circuits Conference (CICC). 1\u20134. https:\/\/doi.org\/10 .1109\/CICC. 2011 .6055357 10.1109\/CICC.2011.6055357 D. Milojevic, H. Oprins, J. Ryckaert, P. Marchal, and G. Van der Plas. 2011. DRAM-on-logic Stack \u2013 Calibrated thermal and mechanical models integrated into PathFinding flow. In 2011 IEEE Custom Integrated Circuits Conference (CICC). 1\u20134. https:\/\/doi.org\/10.1109\/CICC.2011.6055357"},{"key":"e_1_3_2_1_30_1","unstructured":"OPRECOMP. 2018. OPRECOMP Micro-Benchmarks. https:\/\/github.com\/oprecomp\/micro-benchmarks  OPRECOMP. 2018. OPRECOMP Micro-Benchmarks. https:\/\/github.com\/oprecomp\/micro-benchmarks"},{"key":"e_1_3_2_1_31_1","volume-title":"Technology Scaling Challenge and Future Prospects of DRAM and NAND Flash Memory. In 2015 IEEE International Memory Workshop (IMW).","author":"Park K.","year":"2015","unstructured":"S.\u00a0 K. Park . 2015 . Technology Scaling Challenge and Future Prospects of DRAM and NAND Flash Memory. In 2015 IEEE International Memory Workshop (IMW). S.\u00a0K. Park. 2015. Technology Scaling Challenge and Future Prospects of DRAM and NAND Flash Memory. In 2015 IEEE International Memory Workshop (IMW)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Andy Rudoff. 2017. Persistent Memory Programming. https:\/\/www.usenix.org\/system\/files\/login\/articles\/login_summer17_07_rudoff.pdf  Andy Rudoff. 2017. Persistent Memory Programming. https:\/\/www.usenix.org\/system\/files\/login\/articles\/login_summer17_07_rudoff.pdf","DOI":"10.1145\/3145617.3158213"},{"key":"e_1_3_2_1_35_1","first-page":"1","article-title":"The N3XT Approach to Energy-Efficient Abundant-Data Computing","volume":"107","author":"Aly M. Sabry","year":"2019","unstructured":"M.\u00a0 M. Sabry Aly , T.\u00a0 F. Wu , A. Bartolo , Y.\u00a0 H. Malviya , W. Hwang , G. Hills , I. Markov , M. Wootters , M.\u00a0 M. Shulaker , H.\u00a0. Philip Wong , and S. Mitra . 2019 . The N3XT Approach to Energy-Efficient Abundant-Data Computing . Proc. IEEE 107 , 1 (Jan 2019), 19\u201348. https:\/\/doi.org\/10.1109\/JPROC.2018.2882603 10.1109\/JPROC.2018.2882603 M.\u00a0M. Sabry Aly, T.\u00a0F. Wu, A. Bartolo, Y.\u00a0H. Malviya, W. Hwang, G. Hills, I. Markov, M. Wootters, M.\u00a0M. Shulaker, H.\u00a0. Philip Wong, and S. Mitra. 2019. The N3XT Approach to Energy-Efficient Abundant-Data Computing. Proc. IEEE 107, 1 (Jan 2019), 19\u201348. https:\/\/doi.org\/10.1109\/JPROC.2018.2882603","journal-title":"Proc. IEEE"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757089"},{"key":"e_1_3_2_1_37_1","unstructured":"Gary Sims. [n.d.]. How much RAM does your phone need in 2019?https:\/\/www.androidauthority.com\/how-much-ram-do-you-need-in-smartphone-2019-944920\/  Gary Sims. [n.d.]. How much RAM does your phone need in 2019?https:\/\/www.androidauthority.com\/how-much-ram-do-you-need-in-smartphone-2019-944920\/"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ab2084"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_40_1","volume-title":"2014 IEEE International Electron Devices Meeting. 6.7.1\u20136.7.4. https:\/\/doi.org\/10","author":"Jo Sung Hyun","year":"2014","unstructured":"Sung Hyun Jo , T. Kumar , S. Narayanan , W.\u00a0 D. Lu , and H. Nazarian . 2014. 3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector . In 2014 IEEE International Electron Devices Meeting. 6.7.1\u20136.7.4. https:\/\/doi.org\/10 .1109\/IEDM. 2014 .7046999 10.1109\/IEDM.2014.7046999 Sung Hyun Jo, T. Kumar, S. Narayanan, W.\u00a0D. Lu, and H. Nazarian. 2014. 3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector. In 2014 IEEE International Electron Devices Meeting. 6.7.1\u20136.7.4. https:\/\/doi.org\/10.1109\/IEDM.2014.7046999"},{"volume-title":"2009 IEEE International Conference on 3D System Integration. 1\u20135.","author":"Velenis D.","key":"e_1_3_2_1_41_1","unstructured":"D. Velenis , M. Stucchi , E.\u00a0 J. Marinissen , B. Swinnen , and E. Beyne . 2009. Impact of 3D design choices on manufacturing cost . In 2009 IEEE International Conference on 3D System Integration. 1\u20135. D. Velenis, M. Stucchi, E.\u00a0J. Marinissen, B. Swinnen, and E. Beyne. 2009. Impact of 3D design choices on manufacturing cost. In 2009 IEEE International Conference on 3D System Integration. 1\u20135."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614495"},{"key":"e_1_3_2_1_43_1","unstructured":"Christian Weis Matthias Jung and Norbert Wehn. 2016. 3D Memories (Book chapter in the Handbook of 3D Integration). Vol.\u00a04. Wiley-VCH.  Christian Weis Matthias Jung and Norbert Wehn. 2016. 3D Memories (Book chapter in the Handbook of 3D Integration). Vol.\u00a04. Wiley-VCH."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235125"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-016-0473-y"},{"key":"e_1_3_2_1_46_1","unstructured":"Paul\u00a0N. Whatmough Chuteng Zhou Patrick Hansen Shreyas\u00a0K. Venkataramanaiah Jae-sun Seo and Matthew Mattina. 2019. FixyNN: Efficient Hardware for Mobile Computer Vision via Transfer Learning. CoRR abs\/1902.11128(2019). arxiv:1902.11128http:\/\/arxiv.org\/abs\/1902.11128  Paul\u00a0N. Whatmough Chuteng Zhou Patrick Hansen Shreyas\u00a0K. Venkataramanaiah Jae-sun Seo and Matthew Mattina. 2019. FixyNN: Efficient Hardware for Mobile Computer Vision via Transfer Learning. CoRR abs\/1902.11128(2019). arxiv:1902.11128http:\/\/arxiv.org\/abs\/1902.11128"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"e_1_3_2_1_48_1","article-title":"Mobile OS Architecture Trends","volume":"16","author":"Kerry Jiang Bing Jackie Wu","year":"2012","unstructured":"Jackie Wu Kerry Jiang Bing Wei\u00a0Liu Xiao-Feng\u00a0Li , Yong\u00a0Wang. 2012 . Mobile OS Architecture Trends . Intel Technology Journal , Volume 16 , Issue 4 (2012). Jackie Wu Kerry Jiang Bing Wei\u00a0Liu Xiao-Feng\u00a0Li, Yong\u00a0Wang. 2012. Mobile OS Architecture Trends. Intel Technology Journal, Volume 16, Issue 4 (2012).","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_49_1","volume-title":"2016 IEEE Symposium on VLSI Technology. 1\u20132. https:\/\/doi.org\/10","author":"Xu Xiaoxin","year":"2016","unstructured":"Xiaoxin Xu , Q. Luo , Tiancheng Gong , Hangbing Lv , Shibing Long , Qi Liu , S.\u00a0 S. Chung , Jing Li , and Ming Liu . 2016 . Fully CMOS compatible 3D vertical RRAM with self-aligned self-selective cell enabling sub-5nm scaling . In 2016 IEEE Symposium on VLSI Technology. 1\u20132. https:\/\/doi.org\/10 .1109\/VLSIT.2016.7573388 10.1109\/VLSIT.2016.7573388 Xiaoxin Xu, Q. Luo, Tiancheng Gong, Hangbing Lv, Shibing Long, Qi Liu, S.\u00a0S. Chung, Jing Li, and Ming Liu. 2016. Fully CMOS compatible 3D vertical RRAM with self-aligned self-selective cell enabling sub-5nm scaling. In 2016 IEEE Symposium on VLSI Technology. 1\u20132. https:\/\/doi.org\/10.1109\/VLSIT.2016.7573388"},{"key":"e_1_3_2_1_50_1","unstructured":"Vinson Young Zeshan Chishti and Moinuddin\u00a0K. Qureshi. 2019. TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems. CoRR abs\/1907.02184(2019). arxiv:1907.02184http:\/\/arxiv.org\/abs\/1907.02184  Vinson Young Zeshan Chishti and Moinuddin\u00a0K. Qureshi. 2019. TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems. CoRR abs\/1907.02184(2019). arxiv:1907.02184http:\/\/arxiv.org\/abs\/1907.02184"},{"key":"e_1_3_2_1_51_1","volume-title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for Both Hits and Misses in Hybrid Memory Systems. In 2019 IEEE 37th International Conference on Computer Design (ICCD). 341\u2013349","author":"Young V.","year":"2019","unstructured":"V. Young , Z.\u00a0 A. Chishti , and M.\u00a0 K. Qureshi . 2019 . TicToc: Enabling Bandwidth-Efficient DRAM Caching for Both Hits and Misses in Hybrid Memory Systems. In 2019 IEEE 37th International Conference on Computer Design (ICCD). 341\u2013349 . V. Young, Z.\u00a0A. Chishti, and M.\u00a0K. Qureshi. 2019. TicToc: Enabling Bandwidth-Efficient DRAM Caching for Both Hits and Misses in Hybrid Memory Systems. In 2019 IEEE 37th International Conference on Computer Design (ICCD). 341\u2013349."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00036"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"#cr-split#-e_1_3_2_1_54_1.1","doi-asserted-by":"crossref","unstructured":"Ye Yu and N.K. Jha. 2018. A Monolithic 3D Hybrid Architecture for Energy-Efficient Computation. IEEE Transactions on Multi-Scale Computing Systems PP (11 2018) 1-1. https:\/\/doi.org\/10.1109\/TMSCS.2018.2882433 10.1109\/TMSCS.2018.2882433","DOI":"10.1109\/TMSCS.2018.2882433"},{"key":"#cr-split#-e_1_3_2_1_54_1.2","doi-asserted-by":"crossref","unstructured":"Ye Yu and N.K. Jha. 2018. A Monolithic 3D Hybrid Architecture for Energy-Efficient Computation. IEEE Transactions on Multi-Scale Computing Systems PP (11 2018) 1-1. https:\/\/doi.org\/10.1109\/TMSCS.2018.2882433","DOI":"10.1109\/TMSCS.2018.2882433"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2731871"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.03.007"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1037949.1024415"}],"event":{"name":"MEMSYS 2020: The International Symposium on Memory Systems","acronym":"MEMSYS 2020","location":"Washington DC USA"},"container-title":["The International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422786","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3422575.3422786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:55Z","timestamp":1750197715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422786"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,28]]},"references-count":57,"alternative-id":["10.1145\/3422575.3422786","10.1145\/3422575"],"URL":"https:\/\/doi.org\/10.1145\/3422575.3422786","relation":{},"subject":[],"published":{"date-parts":[[2020,9,28]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}