{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:00:33Z","timestamp":1779292833465,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":138,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,28]],"date-time":"2020-09-28T00:00:00Z","timestamp":1601251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["146371743"],"award-info":[{"award-number":["146371743"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,28]]},"DOI":"10.1145\/3422575.3422792","type":"proceedings-article","created":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T01:43:40Z","timestamp":1616377420000},"page":"178-193","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["X-Centric: A Survey on Compute-, Memory- and Application-Centric Computer Architectures"],"prefix":"10.1145","author":[{"given":"Sven","family":"Rheindt","sequence":"first","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Temur","family":"Sabirov","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Lenke","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Wild","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[\n  1\n  ]  Samsung\u00a0Exynos 990.2019. https:\/\/www.samsung.com\/semiconductor\/global.semi.static\/minisite\/exynos\/file\/solution\/MobileProcessor-990.pdf  [1] Samsung\u00a0Exynos 990.2019. https:\/\/www.samsung.com\/semiconductor\/global.semi.static\/minisite\/exynos\/file\/solution\/MobileProcessor-990.pdf"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.4108\/eai.5-11-2019.162591"},{"key":"e_1_3_2_1_3_1","unstructured":"AMD. 2019. Introducing RDNA architecture. https:\/\/www.amd.com\/system\/files\/documents\/rdna-whitepaper.pdf  AMD. 2019. Introducing RDNA architecture. https:\/\/www.amd.com\/system\/files\/documents\/rdna-whitepaper.pdf"},{"key":"e_1_3_2_1_4_1","volume-title":"The Snapdragon 865 Performance Preview: Setting the Stage for Flagship Android","year":"2020"},{"key":"e_1_3_2_1_5_1","unstructured":"AnandTech. 2020. The Exynos 990 SoC: Last of Custom CPUs. https:\/\/www.anandtech.com\/show\/15603\/the-samsung-galaxy-s20-s20-ultra-exynos-snapdragon-review-megalomania-devices\/4  AnandTech. 2020. The Exynos 990 SoC: Last of Custom CPUs. https:\/\/www.anandtech.com\/show\/15603\/the-samsung-galaxy-s20-s20-ultra-exynos-snapdragon-review-megalomania-devices\/4"},{"key":"e_1_3_2_1_6_1","unstructured":"[\n  6\n  ]  Android Neural\u00a0Networks API.2017. https:\/\/developer.android.com\/ndk\/guides\/neuralnetworks  [6] Android Neural\u00a0Networks API.2017. https:\/\/developer.android.com\/ndk\/guides\/neuralnetworks"},{"key":"e_1_3_2_1_7_1","unstructured":"[\n  7\n  ]  Intel Many Integrated\u00a0Core Architecture.2012. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/many-integrated-core\/intel-many-integrated-core-architecture\/  [7] Intel Many Integrated\u00a0Core Architecture.2012. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/many-integrated-core\/intel-many-integrated-core-architecture\/"},{"key":"e_1_3_2_1_8_1","unstructured":"Arm. 2018. Accelerating mobile and laptop performance: Arm announces Client CPU roadmap. https:\/\/www.arm.com\/company\/news\/2018\/08\/accelerating-mobile-and-laptop-performance  Arm. 2018. Accelerating mobile and laptop performance: Arm announces Client CPU roadmap. https:\/\/www.arm.com\/company\/news\/2018\/08\/accelerating-mobile-and-laptop-performance"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2010.5642075"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"e_1_3_2_1_11_1","unstructured":"Evgenij Belikov 2013. A Survey of High-Level Parallel Programming Models.  Evgenij Belikov 2013. A Survey of High-Level Parallel Programming Models."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008565"},{"key":"e_1_3_2_1_14_1","unstructured":"Keren Bergman 2008. Exascale computing study: Technology challenges in achieving exascale systems. (2008).  Keren Bergman 2008. Exascale computing study: Technology challenges in achieving exascale systems. (2008)."},{"key":"e_1_3_2_1_15_1","unstructured":"[\n  15\n  ]  Arm big.LITTLE.2011. https:\/\/www.arm.com\/why-arm\/technologies\/big-little  [15] Arm big.LITTLE.2011. https:\/\/www.arm.com\/why-arm\/technologies\/big-little"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934110"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2577557"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.2"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/232974.232983"},{"key":"e_1_3_2_1_20_1","unstructured":"Thomas Burger. 2005. Intel Multi-Core Processors: Quick Reference Guide. https:\/\/software.intel.com\/en-us\/articles\/intel-multi-core-processors-quick-reference-guide  Thomas Burger. 2005. Intel Multi-Core Processors: Quick Reference Guide. https:\/\/software.intel.com\/en-us\/articles\/intel-multi-core-processors-quick-reference-guide"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2007.119"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.515.0559"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169046"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.2172\/862127"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"e_1_3_2_1_31_1","volume-title":"Computer Architecture in the Many-Core Era. In 24th International Conference on Computer Design (ICCD 2006)","author":"Dally J.","year":"2006"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176876"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2716320"},{"key":"e_1_3_2_1_34_1","first-page":"387","article-title":"Field-effect transistor memory","volume":"3","author":"Dennard H","year":"1968","journal-title":"US Patent"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.308"},{"key":"e_1_3_2_1_37_1","unstructured":"[\n  37\n  ]  Chapel Documentation.2020. https:\/\/chapel-lang.org\/docs\/index.html  [37] Chapel Documentation.2020. https:\/\/chapel-lang.org\/docs\/index.html"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.15"},{"key":"e_1_3_2_1_41_1","unstructured":"[\n  41\n  ]  Arm DynamIQ.2017. https:\/\/www.arm.com\/why-arm\/technologies\/dynamiq  [41] Arm DynamIQ.2017. https:\/\/www.arm.com\/why-arm\/technologies\/dynamiq"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"crossref","unstructured":"Ryusuke Egawa 2013. Vertically integrated processor and memory module design for vector supercomputers. In 2013 IEEE International 3D Systems Integration Conference (3DIC). 1\u20136.  Ryusuke Egawa 2013. Vertically integrated processor and memory module design for vector supercomputers. In 2013 IEEE International 3D Systems Integration Conference (3DIC). 1\u20136.","DOI":"10.1109\/3DIC.2013.6702377"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591879"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547704"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.9"},{"key":"e_1_3_2_1_46_1","unstructured":"[\n  46\n  ]  Intel Core\u00a0Processor Family.2020. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/processors\/core\/  [46] Intel Core\u00a0Processor Family.2020. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/processors\/core\/"},{"key":"e_1_3_2_1_47_1","unstructured":"[\n  47\n  ]  POSIX\u00a01003.1 FAQ.2011. http:\/\/www.opengroup.org\/austin\/papers\/posix_faq.html  [47] POSIX\u00a01003.1 FAQ.2011. http:\/\/www.opengroup.org\/austin\/papers\/posix_faq.html"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/2831090.2831107"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.412"},{"key":"e_1_3_2_1_51_1","unstructured":"[\n  51\n  ]  Intel\u00a0FPGAs for Deep\u00a0Learning.2019. https:\/\/press3.mcs.anl.gov\/\/atpesc\/files\/2019\/08\/ATPESC_2019_Track-1_8_7-29_330pm_Moawad_Nash-FPGAs.pdf  [51] Intel\u00a0FPGAs for Deep\u00a0Learning.2019. https:\/\/press3.mcs.anl.gov\/\/atpesc\/files\/2019\/08\/ATPESC_2019_Track-1_8_7-29_330pm_Moawad_Nash-FPGAs.pdf"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/2643052"},{"key":"e_1_3_2_1_54_1","volume-title":"High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, Vol.\u00a02914","author":"Goslin Gregory\u00a0Ray"},{"key":"e_1_3_2_1_55_1","unstructured":"Peter Greenhalgh. 2011. Big.LITTLE Processing with ARM CortexTM-A15 & Cortex-A7. Technical Report.  Peter Greenhalgh. 2011. Big.LITTLE Processing with ARM CortexTM-A15 & Cortex-A7. Technical Report."},{"key":"e_1_3_2_1_56_1","unstructured":"Khronos Group. 2009. OpenCL Overview. https:\/\/www.khronos.org\/opencl  Khronos Group. 2009. OpenCL Overview. https:\/\/www.khronos.org\/opencl"},{"key":"e_1_3_2_1_57_1","unstructured":"Khronos Group. 2020. Vulkan Overview. https:\/\/www.khronos.org\/vulkan\/  Khronos Group. 2020. Vulkan Overview. https:\/\/www.khronos.org\/vulkan\/"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446054"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164944"},{"key":"e_1_3_2_1_60_1","volume-title":"Gables: A Roofline Model for Mobile SoCs. In 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019","author":"Hill D.","year":"2019"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"e_1_3_2_1_62_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1265\u20131268","author":"Hsieh C.","year":"2019"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"e_1_3_2_1_64_1","unstructured":"IBM IDC. 2017. The transformation of High Performance Computing: Simulation and Cognitive Methods in the Era of Big Data. https:\/\/www.slideshare.net\/insideHPC\/the-transformation-of-hpc-simulation-and-cognitive-methods-in-the-era-of-big-data  IBM IDC. 2017. The transformation of High Performance Computing: Simulation and Cognitive Methods in the Era of Big Data. https:\/\/www.slideshare.net\/insideHPC\/the-transformation-of-hpc-simulation-and-cognitive-methods-in-the-era-of-big-data"},{"key":"e_1_3_2_1_65_1","volume-title":"AI Benchmark: All About Deep Learning on Smartphones","author":"Andrey Ignatov","year":"2019"},{"key":"e_1_3_2_1_66_1","volume-title":"Loh Nuwan Jayasena Mark H. Oskin Mark Nutter\u00a0Da Ignatowski","author":"Gabriel","year":"2013"},{"key":"e_1_3_2_1_67_1","unstructured":"Advanced Micro\u00a0Devices Inc.2015. High-Bandwidth Memory (HBM) Reinventing Memory Technology. Technical Report.  Advanced Micro\u00a0Devices Inc.2015. High-Bandwidth Memory (HBM) Reinventing Memory Technology. Technical Report."},{"key":"e_1_3_2_1_69_1","volume-title":"Memory-centric Accelerators in High-performance Systems. In 55th Design Automation Conference (DAC 2018)","author":"Jayasena Nuwan","year":"2018"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133477"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750412"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148891"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88140-7_24"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657041"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1987.191567"},{"key":"e_1_3_2_1_76_1","unstructured":"[\n  76\n  ]  HiSilicon Kirin.2019. http:\/\/www.hisilicon.com\/en\/Products\/ProductList\/Kirin  [76] HiSilicon Kirin.2019. http:\/\/www.hisilicon.com\/en\/Products\/ProductList\/Kirin"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.5555\/2597841"},{"key":"e_1_3_2_1_78_1","volume-title":"Memory Intensive Computing, the 3rdWall, and the Need for Innovation in Architecture. https:\/\/memsys.io\/wp-content\/uploads\/2017\/12\/The_Wall.pdf","author":"Kogge Peter"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_3_2_1_80_1","volume-title":"Workshop on Mixing Logic and DRAM: Chips that Compute and Remember at ISCA, Vol.\u00a097","author":"Kogge M","year":"1997"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/173284.155338"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006707"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582089"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"e_1_3_2_1_87_1","volume-title":"DaVinci: A Scalable Architecture for Neural Network Computing. In 2019 IEEE Hot Chips 31 Symposium (HCS)","author":"Liao Heng","year":"2019"},{"key":"e_1_3_2_1_88_1","volume-title":"2016 IEEE Hot Chips 28 Symposium (HCS)","author":"Lin Tsung-Yao","year":"2016"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337217"},{"key":"e_1_3_2_1_90_1","volume-title":"2006 6th World Congress on Intelligent Control and Automation, Vol.\u00a02. 10022\u201310025","author":"Yan Luxin","year":"2006"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/20.617918"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.5555\/2556087"},{"key":"e_1_3_2_1_95_1","volume-title":"A Survey on Evaluating and Optimizing Performance of Intel Xeon Phi. (May","author":"Sparsh Mittal","year":"2019"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/2788396"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/2788396"},{"key":"e_1_3_2_1_98_1","unstructured":"[\n  98\n  ]  Qualcomm Snapdragon 865\u00a05G mobile platform.2019. https:\/\/www.qualcomm.com\/media\/documents\/files\/qualcomm-snapdragon-865-5g-mobile-platform-product-brief.pdf  [98] Qualcomm Snapdragon 865\u00a05G mobile platform.2019. https:\/\/www.qualcomm.com\/media\/documents\/files\/qualcomm-snapdragon-865-5g-mobile-platform-product-brief.pdf"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.8"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130794"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2616862"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/289918.289920"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.5555\/248511"},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233516"},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585348"},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/1022594.1022596"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.5555\/647922.740883"},{"key":"e_1_3_2_1_112_1","unstructured":"[\n  112\n  ]  AMD Ryzen Threadripper\u00a03990X Processor.2020. https:\/\/www.amd.com\/en\/products\/cpu\/amd-ryzen-threadripper-3990x\/  [112] AMD Ryzen Threadripper\u00a03990X Processor.2020. https:\/\/www.amd.com\/en\/products\/cpu\/amd-ryzen-threadripper-3990x\/"},{"key":"e_1_3_2_1_113_1","unstructured":"[\n  113\n  ]  AMD Ryzen\u00a0Desktop Processors.2020. https:\/\/www.amd.com\/en\/ryzen  [113] AMD Ryzen\u00a0Desktop Processors.2020. https:\/\/www.amd.com\/en\/ryzen"},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.011441560"},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357545"},{"key":"e_1_3_2_1_117_1","unstructured":"[\n  117\n  ]  NVIDIA\u00a0Titan RTX.2018. https:\/\/www.nvidia.com\/en-us\/deep-learning-ai\/products\/titan-rtx\/  [117] NVIDIA\u00a0Titan RTX.2018. https:\/\/www.nvidia.com\/en-us\/deep-learning-ai\/products\/titan-rtx\/"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.376"},{"key":"e_1_3_2_1_119_1","unstructured":"Vijay Saraswat 2019. X10 Language Specification. http:\/\/x10.sourceforge.net\/documentation\/languagespec\/x10-latest.pdf  Vijay Saraswat 2019. X10 Language Specification. http:\/\/x10.sourceforge.net\/documentation\/languagespec\/x10-latest.pdf"},{"key":"e_1_3_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1145\/232974.232984"},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1302988110"},{"key":"e_1_3_2_1_122_1","unstructured":"[\n  122\n  ]  Huawei Kirin\u00a0990 Series.2019. https:\/\/consumer.huawei.com\/en\/campaign\/kirin-990-series\/  [122] Huawei Kirin\u00a0990 Series.2019. https:\/\/consumer.huawei.com\/en\/campaign\/kirin-990-series\/"},{"key":"e_1_3_2_1_123_1","unstructured":"[\n  123\n  ]  MediaTek Dimensity\u00a01000 Series.2019. https:\/\/www.mediatek.com\/products\/smartphones\/dimensity-1000-series  [123] MediaTek Dimensity\u00a01000 Series.2019. https:\/\/www.mediatek.com\/products\/smartphones\/dimensity-1000-series"},{"key":"e_1_3_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.50"},{"key":"e_1_3_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989087"},{"key":"e_1_3_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102868"},{"key":"e_1_3_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_128_1","unstructured":"Sony. 2020. Unveiling New Details of PlayStation 5: Hardware Technical Specs. https:\/\/blog.playstation.com\/2020\/03\/18\/unveiling-new-details-of-playstation-5-hardware-technical-specs\/?ref-cat=254013  Sony. 2020. Unveiling New Details of PlayStation 5: Hardware Technical Specs. https:\/\/blog.playstation.com\/2020\/03\/18\/unveiling-new-details-of-playstation-5-hardware-technical-specs\/?ref-cat=254013"},{"key":"e_1_3_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0069-2"},{"key":"e_1_3_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8226059"},{"key":"e_1_3_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993626"},{"key":"e_1_3_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00054"},{"key":"e_1_3_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1145\/3122786"},{"key":"e_1_3_2_1_135_1","unstructured":"The Economist. 2017. The world\u2019s most valuable resource is no longer oil but data. https:\/\/www.economist.com\/leaders\/2017\/05\/06\/the-worlds-most-valuable-resource-is-no-longer-oil-but-data  The Economist. 2017. The world\u2019s most valuable resource is no longer oil but data. https:\/\/www.economist.com\/leaders\/2017\/05\/06\/the-worlds-most-valuable-resource-is-no-longer-oil-but-data"},{"key":"e_1_3_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2691263"},{"key":"e_1_3_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.5555\/1320302.1320834"},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485520"},{"key":"e_1_3_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1096-9128(199809\/11)10:11\/13<825::AID-CPE383>3.0.CO;2-H"},{"key":"e_1_3_2_1_143_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2972145"},{"key":"e_1_3_2_1_144_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746311"},{"key":"e_1_3_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195673"},{"key":"e_1_3_2_1_146_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_147_1","unstructured":"Yuhao Zhu 2018. Mobile Machine Learning Hardware at ARM: A Systems-on-Chip (SoC) Perspective. CoRR abs\/1801.06274(2018). arxiv:1801.06274http:\/\/arxiv.org\/abs\/1801.06274  Yuhao Zhu 2018. Mobile Machine Learning Hardware at ARM: A Systems-on-Chip (SoC) Perspective. CoRR abs\/1801.06274(2018). arxiv:1801.06274http:\/\/arxiv.org\/abs\/1801.06274"}],"event":{"name":"MEMSYS 2020: The International Symposium on Memory Systems","location":"Washington DC USA","acronym":"MEMSYS 2020"},"container-title":["The International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422792","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3422575.3422792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:55Z","timestamp":1750197715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422792"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,28]]},"references-count":138,"alternative-id":["10.1145\/3422575.3422792","10.1145\/3422575"],"URL":"https:\/\/doi.org\/10.1145\/3422575.3422792","relation":{},"subject":[],"published":{"date-parts":[[2020,9,28]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}