{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:43:28Z","timestamp":1772725408714,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,28]],"date-time":"2020-09-28T00:00:00Z","timestamp":1601251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Fraunhofer-Gesellschaft","award":["Leistungszentrum Simulation- und Softwarebasierte Innovation Kaiserslautern"],"award-info":[{"award-number":["Leistungszentrum Simulation- und Softwarebasierte Innovation Kaiserslautern"]}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["WE2442\/14-1"],"award-info":[{"award-number":["WE2442\/14-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,28]]},"DOI":"10.1145\/3422575.3422796","type":"proceedings-article","created":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T01:43:40Z","timestamp":1616377420000},"page":"233-247","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Efficient Generation of Application Specific Memory Controllers"],"prefix":"10.1145","author":[{"given":"Marco V.","family":"Natale","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[{"name":"Fraunhofer IESE, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kira","family":"Kraft","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederik","family":"Lauer","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johannes","family":"Feldmann","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chirag","family":"Sudarshan","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sven","family":"Krumke","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2014.7040954"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337207"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2570283"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1987535.1987544"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337162"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822749"},{"key":"e_1_3_2_1_7_1","first-page":"16214","volume-title":"ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings. 349\u2013356","author":"Chen Ren","year":"2015","unstructured":"Ren Chen and Viktor\u00a0 K. Prasanna . 2015 . DRAM Row Activation Energy Optimization for Stride Memory Access on FPGA-Based Systems. In Applied Reconfigurable Computing - 11th International Symposium , ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings. 349\u2013356 . https:\/\/doi.org\/10.1007\/978-3-319- 16214 - 16210 10.1007\/978-3-319-16214-0 Ren Chen and Viktor\u00a0K. Prasanna. 2015. DRAM Row Activation Energy Optimization for Stride Memory Access on FPGA-Based Systems. In Applied Reconfigurable Computing - 11th International Symposium, ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings. 349\u2013356. https:\/\/doi.org\/10.1007\/978-3-319-16214-0"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989102"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.4"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2940351"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1543376"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989131"},{"key":"e_1_3_2_1_13_1","volume-title":"Synopsys User Group Conference (SNUG)","author":"Jung Matthias","year":"2013","unstructured":"Matthias Jung , Christian Weis , Patrick Bertram , and Norbert Wehn . 2013 . Power Modelling of 3D-Stacked Memories with TLM2.0 based Virtual Platforms . In Synopsys User Group Conference (SNUG) , May, 2013, Munich, Germany. Matthias Jung, Christian Weis, Patrick Bertram, and Norbert Wehn. 2013. Power Modelling of 3D-Stacked Memories with TLM2.0 based Virtual Platforms. In Synopsys User Group Conference (SNUG), May, 2013, Munich, Germany."},{"key":"e_1_3_2_1_14_1","volume-title":"DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework. IPSJ Transactions on System LSI Design Methodology (T-SLDM) (August","author":"Jung Matthias","year":"2015","unstructured":"Matthias Jung , Christian Weis , and Norbert Wehn . 2015. DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework. IPSJ Transactions on System LSI Design Methodology (T-SLDM) (August 2015 ). https:\/\/doi.org\/10.2197\/ipsjtsldm.8.63 10.2197\/ipsjtsldm.8.63 Matthias Jung, Christian Weis, and Norbert Wehn. 2015. DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework. IPSJ Transactions on System LSI Design Methodology (T-SLDM) (August 2015). https:\/\/doi.org\/10.2197\/ipsjtsldm.8.63"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818964"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871520"},{"key":"e_1_3_2_1_17_1","volume-title":"Optimizing DDR Memory Subsystem Efficiency - The Unpredictable Memory Bottleneck","author":"Kogel Tim","year":"2016","unstructured":"Tim Kogel . 2016. Optimizing DDR Memory Subsystem Efficiency - The Unpredictable Memory Bottleneck . Synopsys Inc . ( January 2016 ). Tim Kogel. 2016. Optimizing DDR Memory Subsystem Efficiency - The Unpredictable Memory Bottleneck. Synopsys Inc. (January 2016)."},{"key":"e_1_3_2_1_18_1","volume-title":"Embedded Computer Systems (SAMOS), 2011 International Conference on. 242\u2013248","author":"Langemeyer S.","year":"2011","unstructured":"S. Langemeyer , P. Pirsch , and H. Blume . 2011. Using SDRAMs for two-dimensional accesses of long 2n x 2m-point FFTs and transposing . In Embedded Computer Systems (SAMOS), 2011 International Conference on. 242\u2013248 . https:\/\/doi.org\/10.1109\/SAMOS. 2011 .6045467 10.1109\/SAMOS.2011.6045467 S. Langemeyer, P. Pirsch, and H. Blume. 2011. Using SDRAMs for two-dimensional accesses of long 2n x 2m-point FFTs and transposing. In Embedded Computer Systems (SAMOS), 2011 International Conference on. 242\u2013248. https:\/\/doi.org\/10.1109\/SAMOS.2011.6045467"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876450"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"e_1_3_2_1_21_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1105\u20131110","author":"Malossi I.","year":"2018","unstructured":"A.\u00a0C.\u00a0 I. Malossi , M. Schaffner , A. Molnos , L. Gammaitoni , G. Tagliavini , A. Emerson , A. Tom\u00e1s , D.\u00a0 S. Nikolopoulos , E. Flamand , and N. Wehn . 2018. The transprecision computing paradigm: Concept, design, and applications. In 2018 Design , Automation Test in Europe Conference Exhibition (DATE). 1105\u20131110 . https:\/\/doi.org\/10.23919\/DATE. 2018 .8342176 10.23919\/DATE.2018.8342176 A.\u00a0C.\u00a0I. Malossi, M. Schaffner, A. Molnos, L. Gammaitoni, G. Tagliavini, A. Emerson, A. Tom\u00e1s, D.\u00a0S. Nikolopoulos, E. Flamand, and N. Wehn. 2018. The transprecision computing paradigm: Concept, design, and applications. In 2018 Design, Automation Test in Europe Conference Exhibition (DATE). 1105\u20131110. https:\/\/doi.org\/10.23919\/DATE.2018.8342176"},{"key":"e_1_3_2_1_22_1","unstructured":"Cadence Inc.2014 last access 18.02.2015. Cadence Denali DDR Memory IP. http:\/\/ip.cadence.com\/ipportfolio\/ip-portfolio-overview\/memory-ip\/ddr-lpddr. (October 2014 last access 18.02.2015).  Cadence Inc.2014 last access 18.02.2015. Cadence Denali DDR Memory IP. http:\/\/ip.cadence.com\/ipportfolio\/ip-portfolio-overview\/memory-ip\/ddr-lpddr. (October 2014 last access 18.02.2015)."},{"key":"e_1_3_2_1_23_1","volume-title":"1Gb: x4, x8, x16 DDR3 SDRAM. (July","author":"Micron Technology Inc.","year":"2006","unstructured":"Micron Technology Inc. 2006. 1Gb: x4, x8, x16 DDR3 SDRAM. (July 2006 ). Micron Technology Inc.2006. 1Gb: x4, x8, x16 DDR3 SDRAM. (July 2006)."},{"key":"e_1_3_2_1_24_1","first-page":"02","volume":"18","author":"Inc.","year":"2015","unstructured":"Synopsys, Inc. 2015 , Last Access : 18 . 02 .2015. DesignWare DDR IP. http:\/\/www.synopsys.com\/IP\/InterfaceIP\/DDRn\/Pages\/. (2015, Last Access: 18.02.2015). Synopsys, Inc.2015, Last Access: 18.02.2015. DesignWare DDR IP. http:\/\/www.synopsys.com\/IP\/InterfaceIP\/DDRn\/Pages\/. (2015, Last Access: 18.02.2015).","journal-title":"Last Access"},{"key":"e_1_3_2_1_25_1","first-page":"02","volume":"18","author":"Inc.","year":"2015","unstructured":"Xilinx, Inc. 2015 , Last Access : 18 . 02 .2015. Memory Interface Generator (MIG). http:\/\/www.xilinx.com\/products\/intellectual-property\/mig.html. (2015, Last Access: 18.02.2015). Xilinx, Inc.2015, Last Access: 18.02.2015. Memory Interface Generator (MIG). http:\/\/www.xilinx.com\/products\/intellectual-property\/mig.html. (2015, Last Access: 18.02.2015).","journal-title":"Last Access"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1882011.1882045"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1140389.1140396"},{"key":"e_1_3_2_1_32_1","volume-title":"Low Latency DRAM Memory Controller for Transprecision Computing. In Embedded Computer Systems: Architectures, Modeling, and Simulation, Dionisios\u00a0N","author":"Sudarshan Chirag","unstructured":"Chirag Sudarshan , Jan Lappas , Christian Weis , Deepak\u00a0 M. Mathew , Matthias Jung , and Norbert Wehn . 2019. A Lean , Low Power , Low Latency DRAM Memory Controller for Transprecision Computing. In Embedded Computer Systems: Architectures, Modeling, and Simulation, Dionisios\u00a0N . Pnevmatikatos, Maxime Pelcat, and Matthias Jung (Eds.). Springer International Publishing , Cham , 429\u2013441. Chirag Sudarshan, Jan Lappas, Christian Weis, Deepak\u00a0M. Mathew, Matthias Jung, and Norbert Wehn. 2019. A Lean, Low Power, Low Latency DRAM Memory Controller for Transprecision Computing. In Embedded Computer Systems: Architectures, Modeling, and Simulation, Dionisios\u00a0N. Pnevmatikatos, Maxime Pelcat, and Matthias Jung (Eds.). Springer International Publishing, Cham, 429\u2013441."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"}],"event":{"name":"MEMSYS 2020: The International Symposium on Memory Systems","location":"Washington DC USA","acronym":"MEMSYS 2020"},"container-title":["The International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422796","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3422575.3422796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:55Z","timestamp":1750197715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422796"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,28]]},"references-count":32,"alternative-id":["10.1145\/3422575.3422796","10.1145\/3422575"],"URL":"https:\/\/doi.org\/10.1145\/3422575.3422796","relation":{},"subject":[],"published":{"date-parts":[[2020,9,28]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}