{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:56Z","timestamp":1750220636841,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,28]],"date-time":"2020-09-28T00:00:00Z","timestamp":1601251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,28]]},"DOI":"10.1145\/3422575.3422802","type":"proceedings-article","created":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T01:43:40Z","timestamp":1616377420000},"page":"304-316","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["WAL-assisted Tiering: Painlessly Improving Your Favorite Log-Structured KV Store Instead of Building a New One"],"prefix":"10.1145","author":[{"given":"Xubin","family":"Chen","sequence":"first","affiliation":[{"name":"Rensselaer Polytechnic Institute, United States"}]},{"given":"Jingpeng","family":"Hao","sequence":"additional","affiliation":[{"name":"Rensselaer Polytechnic Institute, United States"}]},{"given":"Yifan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Rensselaer Polytechnic Institute, United States"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Rensselaer Polytechnic Institute, United States"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"unstructured":"Apache Cassandra. [n.d.]. . http:\/\/cassandra.apache.org\/.  Apache Cassandra. [n.d.]. . http:\/\/cassandra.apache.org\/.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the International Conference on Extending Database Technology (EDBT). 461\u2013466","author":"Athanassoulis Manos","year":"2016","unstructured":"Manos Athanassoulis , Michael\u00a0 S Kester , Lukas\u00a0 M Maas , Radu Stoica , Stratos Idreos , Anastasia Ailamaki , and Mark Callaghan . 2016 . Designing Access Methods: The RUM Conjecture . In Proceedings of the International Conference on Extending Database Technology (EDBT). 461\u2013466 . Manos Athanassoulis, Michael\u00a0S Kester, Lukas\u00a0M Maas, Radu Stoica, Stratos Idreos, Anastasia Ailamaki, and Mark Callaghan. 2016. Designing Access Methods: The RUM Conjecture. In Proceedings of the International Conference on Extending Database Technology (EDBT). 461\u2013466."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/3035918.3056103"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.5555\/3154690.3154725"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.5555\/3358807.3358871"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.14778\/3229863.3229873"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.5555\/3277355.3277451"},{"unstructured":"Compute Express Link (CXL). [n.d.]. . https:\/\/www.computeexpresslink.org.  Compute Express Link (CXL). [n.d.]. . https:\/\/www.computeexpresslink.org.","key":"e_1_3_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1807128.1807152"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/3035918.3064054"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/3183713.3196927"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/3190508.3190524"},{"unstructured":"Gen-Z. [n.d.]. . https:\/\/genzconsortium.org.  Gen-Z. [n.d.]. . https:\/\/genzconsortium.org.","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/3282307"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/3299869.3314041"},{"unstructured":"Intel Optane DC Persistent Memory Architecture Overview. [n.d.]. . https:\/\/techfieldday.com\/video\/intel-optane-dc-persistent-memory-architecture-overview\/.  Intel Optane DC Persistent Memory Architecture Overview. [n.d.]. . https:\/\/techfieldday.com\/video\/intel-optane-dc-persistent-memory-architecture-overview\/.","key":"e_1_3_2_1_16_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.5555\/3323298.3323317"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.5555\/3277355.3277450"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/MSST.2015.7208288"},{"volume-title":"IEEE International Solid- State Circuits Conference (ISSCC). 384\u2013386","author":"Lee S.","unstructured":"S. Lee , B. Jeon , K. Kang , D. Ka , N. Kim , Y. Kim , Y. Hong , M. Kang , J. Min , M. Lee , C. Jeong , K. Kim , D. Lee , J. Shin , Y. Han , Y. Shim , Y. Kim , Y. Kim , H. Kim , J. Yun , B. Kim , S. Han , C. Lee , J. Song , H. Song , I. Park , Y. Kim , J. Chun , and J. Oh . 2019. 512GB 1.1V Managed DRAM Solution with 16GB ODP and Media Controller . In IEEE International Solid- State Circuits Conference (ISSCC). 384\u2013386 . S. Lee, B. Jeon, K. Kang, D. Ka, N. Kim, Y. Kim, Y. Hong, M. Kang, J. Min, M. Lee, C. Jeong, K. Kim, D. Lee, J. Shin, Y. Han, Y. Shim, Y. Kim, Y. Kim, H. Kim, J. Yun, B. Kim, S. Han, C. Lee, J. Song, H. Song, I. Park, Y. Kim, J. Chun, and J. Oh. 2019. 512GB 1.1V Managed DRAM Solution with 16GB ODP and Media Controller. In IEEE International Solid- State Circuits Conference (ISSCC). 384\u2013386.","key":"e_1_3_2_1_20_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/3076113.3076123"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/3033273"},{"unstructured":"Chen Luo and Michael\u00a0J Carey. 2018. LSM-based Storage Techniques: A Survey. arXiv preprint arXiv:1812.07527(2018).  Chen Luo and Michael\u00a0J Carey. 2018. LSM-based Storage Techniques: A Survey. arXiv preprint arXiv:1812.07527(2018).","key":"e_1_3_2_1_23_1"},{"unstructured":"Open Coherent Accelerator Processor Interface (OpenCAPI). [n.d.]. . https:\/\/opencapi.org.  Open Coherent Accelerator Processor Interface (OpenCAPI). [n.d.]. . https:\/\/opencapi.org.","key":"e_1_3_2_1_24_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1007\/s002360050048"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.5555\/3026959.3027008"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1145\/3267809.3267824"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1145\/3132747.3132765"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.14778\/3151106.3151108"},{"unstructured":"RocksDB. [n.d.]. . https:\/\/github.com\/facebook\/rocksdb.  RocksDB. [n.d.]. . https:\/\/github.com\/facebook\/rocksdb.","key":"e_1_3_2_1_30_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.5555\/2591272.2591275"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.5555\/2813767.2813773"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_33_1","DOI":"10.5555\/3154690.3154724"},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the International Conference on Massive Storage Systems and Technology (MSST).","author":"Yao Ting","year":"2017","unstructured":"Ting Yao , Jiguang Wan , Ping Huang , Xubin He , Qingxin Gui , Fei Wu , and Changsheng Xie . 2017 . A light-weight compaction tree to reduce I\/O amplification toward efficient key-value stores . In Proceedings of the International Conference on Massive Storage Systems and Technology (MSST). Ting Yao, Jiguang Wan, Ping Huang, Xubin He, Qingxin Gui, Fei Wu, and Changsheng Xie. 2017. A light-weight compaction tree to reduce I\/O amplification toward efficient key-value stores. In Proceedings of the International Conference on Massive Storage Systems and Technology (MSST)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.5555\/3323298.3323314"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1109\/TPDS.2016.2609912"}],"event":{"acronym":"MEMSYS 2020","name":"MEMSYS 2020: The International Symposium on Memory Systems","location":"Washington DC USA"},"container-title":["The International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422802","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3422575.3422802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:55Z","timestamp":1750197715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422802"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,28]]},"references-count":36,"alternative-id":["10.1145\/3422575.3422802","10.1145\/3422575"],"URL":"https:\/\/doi.org\/10.1145\/3422575.3422802","relation":{},"subject":[],"published":{"date-parts":[[2020,9,28]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}