{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T16:46:01Z","timestamp":1775493961279,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":3,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,28]],"date-time":"2020-09-28T00:00:00Z","timestamp":1601251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,28]]},"DOI":"10.1145\/3422575.3422803","type":"proceedings-article","created":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T01:43:40Z","timestamp":1616377420000},"page":"317-322","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Improving Memory Reliability by Bounding DRAM Faults"],"prefix":"10.1145","author":[{"given":"Kjersten","family":"Criss","sequence":"first","affiliation":[{"name":"Intel, United States"}]},{"given":"Kuljit","family":"Bains","sequence":"additional","affiliation":[{"name":"Intel, United States"}]},{"given":"Rajat","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Intel, United States"}]},{"given":"Tanj","family":"Bennett","sequence":"additional","affiliation":[{"name":"Microsoft, United States"}]},{"given":"Terry","family":"Grunzke","sequence":"additional","affiliation":[{"name":"Microsoft, United States"}]},{"given":"Jangryul Keith","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix"}]},{"given":"Hoeju","family":"Chung","sequence":"additional","affiliation":[{"name":"SK Hynix"}]},{"given":"Munseon","family":"Jang","sequence":"additional","affiliation":[{"name":"SK Hynix"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Retrieved September 15 th","author":"Riley Martyn","year":"2020"},{"key":"e_1_3_2_1_2_1","unstructured":"Uksong Kank 2014. Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling. The Memory Forum. https:\/\/www.cs.utah.edu\/thememoryforum\/kang.pdf  Uksong Kank 2014. Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling. The Memory Forum. https:\/\/www.cs.utah.edu\/thememoryforum\/kang.pdf"},{"key":"e_1_3_2_1_3_1","unstructured":"JEDEC DDR5 Specification Rev 1.0 (79-5). https:\/\/www.jedec.org  JEDEC DDR5 Specification Rev 1.0 (79-5). https:\/\/www.jedec.org"}],"event":{"name":"MEMSYS 2020: The International Symposium on Memory Systems","location":"Washington DC USA","acronym":"MEMSYS 2020"},"container-title":["The International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422803","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3422575.3422803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:55Z","timestamp":1750197715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422575.3422803"}},"subtitle":["DDR5 improved reliability features"],"short-title":[],"issued":{"date-parts":[[2020,9,28]]},"references-count":3,"alternative-id":["10.1145\/3422575.3422803","10.1145\/3422575"],"URL":"https:\/\/doi.org\/10.1145\/3422575.3422803","relation":{},"subject":[],"published":{"date-parts":[[2020,9,28]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}