{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T02:27:36Z","timestamp":1774751256719,"version":"3.50.1"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T00:00:00Z","timestamp":1604966400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Funding Body Award Number Consejo Nacional de Ciencia y Tecnolog\u00eda","award":["Grant No. 472106"],"award-info":[{"award-number":["Grant No. 472106"]}]},{"name":"European Union Regional Development Fund","award":["001-P-001723"],"award-info":[{"award-number":["001-P-001723"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2020,12,31]]},"abstract":"<jats:p>Vector architectures lack tools for research. Consider the gem5 simulator, which is possibly the leading platform for computer-system architecture research. Unfortunately, gem5 does not have an available distribution that includes a flexible and customizable vector architecture model. In consequence, researchers have to develop their own simulation platform to test their ideas, which consume much research time. However, once the base simulator platform is developed, another question is the following: Which applications should be tested to perform the experiments? The lack of Vectorized Benchmark Suites is another limitation. To face these problems, this work presents a set of tools for designing and evaluating vector architectures. First, the gem5 simulator was extended to support the execution of RISC-V Vector instructions by adding a parameterizable Vector Architecture model for designers to evaluate different approaches according to the target they pursue. Second, a novel Vectorized Benchmark Suite is presented: a collection composed of seven data-parallel applications from different domains that can be classified according to the modules that are stressed in the vector architecture. Finally, a study of the Vectorized Benchmark Suite executing on the gem5-based Vector Architecture model is highlighted. This suite is the first in its category that covers the different possible usage scenarios that may occur within different vector architecture designs such as embedded systems, mainly focused on short vectors, or High-Performance-Computing (HPC), usually designed for large vectors.<\/jats:p>","DOI":"10.1145\/3422667","type":"journal-article","created":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T23:16:11Z","timestamp":1605050171000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures"],"prefix":"10.1145","volume":"17","author":[{"given":"Crist\u00f3bal","family":"Ram\u00edrez","sequence":"first","affiliation":[{"name":"Polytechnic University of Catalonia and Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"C\u00e9sar Alejandro","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[{"name":"National Polytechnic Institute of M\u00e9xico and Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Marco Antonio","family":"Ram\u00edrez","sequence":"additional","affiliation":[{"name":"National Polytechnic Institute of M\u00e9xico, Mexico City, Mexico"}]},{"given":"Adri\u00e1n","family":"Cristal","sequence":"additional","affiliation":[{"name":"Polytechnic University of Catalonia and Barcelona Supercomputing Center, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2020,11,10]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"European Processor Initiative. 2019. Accelerator Stream. Retrieved from https:\/\/www.european-processor-initiative.eu\/accelerator\/.  European Processor Initiative. 2019. Accelerator Stream. Retrieved from https:\/\/www.european-processor-initiative.eu\/accelerator\/."},{"key":"e_1_2_1_2_1","unstructured":"Exascale Computing Project. 2016. Retrieved from https:\/\/www.exascaleproject.org\/.  Exascale Computing Project. 2016. Retrieved from https:\/\/www.exascaleproject.org\/."},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the Hot Chips.","author":"Yoshida T.","year":"2016","unstructured":"T. Yoshida . 2016 . Introduction of Fujitsu's HPC processor for the Post-K . In Proceedings of the Hot Chips. T. Yoshida. 2016. Introduction of Fujitsu's HPC processor for the Post-K. In Proceedings of the Hot Chips."},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Y. Lu. 2019. Paving the way for China exascale computing. CCF Trans. High Perf. Comput. 63--72.  Y. Lu. 2019. Paving the way for China exascale computing. CCF Trans. High Perf. Comput. 63--72.","DOI":"10.1007\/s42514-019-00010-y"},{"key":"e_1_2_1_5_1","author":"M","year":"1966","unstructured":"M . J. Flynn. 1966 . Very high-speed computing systems. Proc. IEEE 54, 12 (1966). M. J. Flynn. 1966. Very high-speed computing systems. Proc. IEEE 54, 12 (1966).","journal-title":"J. Flynn."},{"key":"e_1_2_1_6_1","volume-title":"Computer Architecture: A Quantitative Approach. Morgan Kaufmann","author":"Hennessy J. L.","year":"2019","unstructured":"J. L. Hennessy . 2019 . Computer Architecture: A Quantitative Approach. Morgan Kaufmann , Cambridge , MA. J. L. Hennessy. 2019. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, Cambridge, MA."},{"key":"e_1_2_1_7_1","unstructured":"Intel. 2020. Instruction Set Extensions and Future Features Programming Reference. Retrieved from https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/download\/intel-architecture-instruction-set-extensions-and-future-features-programming-reference.html.  Intel. 2020. Instruction Set Extensions and Future Features Programming Reference. Retrieved from https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/download\/intel-architecture-instruction-set-extensions-and-future-features-programming-reference.html."},{"key":"e_1_2_1_8_1","unstructured":"MIPS. 2016. MIPS\u00ae Architecture for Programmers: The MIPS64 SIMD Architecture Module. Retrieved from https:\/\/wavecomp.ai\/mips-technology\/.  MIPS. 2016. MIPS\u00ae Architecture for Programmers: The MIPS64 SIMD Architecture Module. Retrieved from https:\/\/wavecomp.ai\/mips-technology\/."},{"key":"e_1_2_1_9_1","unstructured":"ARM. 2013. Neon Programmer's Guide. Retrieved from https:\/\/documentation-service.arm.com\/static\/5f731b591b758617cd95559c?token=.  ARM. 2013. Neon Programmer's Guide. Retrieved from https:\/\/documentation-service.arm.com\/static\/5f731b591b758617cd95559c?token=."},{"key":"e_1_2_1_10_1","unstructured":"NEC Corporation. 2018. SX-Aurora TSUBASA Architecture Guide Revision 1.1. Retrieved from https:\/\/www.hpc.nec\/documents\/guide\/pdfs\/Aurora_ISA_guide.pdf.  NEC Corporation. 2018. SX-Aurora TSUBASA Architecture Guide Revision 1.1. Retrieved from https:\/\/www.hpc.nec\/documents\/guide\/pdfs\/Aurora_ISA_guide.pdf."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_2_1_12_1","unstructured":"RISC-V. 2020. Working draft of the proposed RISC-V V vector extension. Retrieved from https:\/\/github.com\/riscv\/riscv-v-spec.  RISC-V. 2020. Working draft of the proposed RISC-V V vector extension. Retrieved from https:\/\/github.com\/riscv\/riscv-v-spec."},{"key":"e_1_2_1_13_1","unstructured":"RISC-V. 2020. Retrieved from https:\/\/riscv.org.  RISC-V. 2020. Retrieved from https:\/\/riscv.org."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"e_1_2_1_16_1","volume-title":"the list","year":"2020","unstructured":"TOP500 , the list . 2020 . Retrieved from https:\/\/www.top500.org\/lists\/top500\/2020\/06\/. TOP500, the list. 2020. Retrieved from https:\/\/www.top500.org\/lists\/top500\/2020\/06\/."},{"key":"e_1_2_1_17_1","first-page":"39","article-title":"2011. The gem5 simulator","author":"Binkert N.","year":"2011","unstructured":"N. Binkert 2011. The gem5 simulator . SIGARCH Comput. Archit. News 39 ( 2011 ). N. Binkert et al. 2011. The gem5 simulator. SIGARCH Comput. Archit. News 39 (2011).","journal-title":"SIGARCH Comput. Archit. News"},{"key":"e_1_2_1_18_1","volume-title":"Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Technical Report. IMPACT.","author":"Stratton J. A.","year":"2012","unstructured":"J. A. Stratton 2012 . Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Technical Report. IMPACT. J. A. Stratton et al. 2012. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Technical Report. IMPACT."},{"key":"e_1_2_1_19_1","volume-title":"PolyBench: The polyhedral benchmark suite","author":"Pouchet L.-N.","unstructured":"L.-N. Pouchet . 2020. PolyBench: The polyhedral benchmark suite . Ohio State University . Retrieved from http:\/\/web.cse.ohio-state.edu\/\u223cpouchet.2\/software\/polybench\/. L.-N. Pouchet. 2020. PolyBench: The polyhedral benchmark suite. Ohio State University. Retrieved from http:\/\/web.cse.ohio-state.edu\/\u223cpouchet.2\/software\/polybench\/."},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"P. Luszczek etal 2005. Introduction to the HPC Challenge Benchmark Suite. Technical Report. ICL.  P. Luszczek et al. 2005. Introduction to the HPC Challenge Benchmark Suite. Technical Report. ICL.","DOI":"10.1145\/1188455.1188677"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the International Conference on Computing Frontiers.","author":"Cebrian J. M.","unstructured":"J. M. Cebrian , M. Jahre , and L. Natvig . 2015. PARVEC: Vectorizing the PARSEC benchmark suite . Proceedings of the International Conference on Computing Frontiers. J. M. Cebrian, M. Jahre, and L. Natvig. 2015. PARVEC: Vectorizing the PARSEC benchmark suite. Proceedings of the International Conference on Computing Frontiers."},{"key":"e_1_2_1_24_1","volume-title":"University of California","author":"Asanovi\u0107 K.","unstructured":"K. Asanovi\u0107 . 1998. Vector Microprocessors. Ph. D. Thesis . University of California , Berkeley . K. Asanovi\u0107. 1998. Vector Microprocessors. Ph.D. Thesis. University of California, Berkeley."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the International Conference on Parallel Processing (ICPP\u201906)","author":"Rivoire S.","unstructured":"S. Rivoire , R. Schultz , T. Okuda , and C. Kozyrakis . 2006. Vector lane threading . In Proceedings of the International Conference on Parallel Processing (ICPP\u201906) . S. Rivoire, R. Schultz, T. Okuda, and C. Kozyrakis. 2006. Vector lane threading. In Proceedings of the International Conference on Parallel Processing (ICPP\u201906)."},{"key":"e_1_2_1_26_1","volume-title":"The CRAY-1 computer system. Commun. ACM 21","author":"Russell R.","year":"1977","unstructured":"R. Russell . 1977. The CRAY-1 computer system. Commun. ACM 21 ( 1977 ), 63--72. R. Russell. 1977. The CRAY-1 computer system. Commun. ACM 21 (1977), 63--72."},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the 12th ACM International Conference on Supercomputing.","author":"Espasa R.","unstructured":"R. Espasa , M. Valero , and J. Smith . 1998. Vector architectures, past, present and future . In Proceedings of the 12th ACM International Conference on Supercomputing. R. Espasa, M. Valero, and J. Smith. 1998. Vector architectures, past, present and future. In Proceedings of the 12th ACM International Conference on Supercomputing."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/525424.822650"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the International Parallel and Distributed Processing Symposium.","author":"Abts D.","unstructured":"D. Abts , S. Scott , and D. J. Lilja . 2003. So many states, so little time: Verifying memory coherence in the Cray X1 . In Proceedings of the International Parallel and Distributed Processing Symposium. D. Abts, S. Scott, and D. J. Lilja. 2003. So many states, so little time: Verifying memory coherence in the Cray X1. In Proceedings of the International Parallel and Distributed Processing Symposium."},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the ACM\/IEEE Conference on Supercomputing.","author":"Abts D.","year":"2010","unstructured":"D. Abts 2010 . The Cray BlackWidow: A highly scalable vector multiprocessor . In Proceedings of the ACM\/IEEE Conference on Supercomputing. D. Abts et al. 2010. The Cray BlackWidow: A highly scalable vector multiprocessor. In Proceedings of the ACM\/IEEE Conference on Supercomputing."},{"key":"e_1_2_1_32_1","volume-title":"Vector engine processor of NEC's brand-new supercomputer SX-aurora TSUBASA","author":"Yohei Y.","unstructured":"Y. Yohei . 2018. Vector engine processor of NEC's brand-new supercomputer SX-aurora TSUBASA . NEC Corporation . Retrieved from https:\/\/www.hotchips.org\/hc30\/2conf\/2.14_NEC_vector_NEC_SXAurora_TSUBASA_HotChips30_finalb.pdf. Y. Yohei. 2018. Vector engine processor of NEC's brand-new supercomputer SX-aurora TSUBASA. NEC Corporation. Retrieved from https:\/\/www.hotchips.org\/hc30\/2conf\/2.14_NEC_vector_NEC_SXAurora_TSUBASA_HotChips30_finalb.pdf."},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the 30th Symposium on Computer Architecture (ISCA\u201903)","author":"Kozyrakis C.","unstructured":"C. Kozyrakis and D. Patterson . 2003. Overcoming the limitations of conventional vector processors . In Proceedings of the 30th Symposium on Computer Architecture (ISCA\u201903) . C. Kozyrakis and D. Patterson. 2003. Overcoming the limitations of conventional vector processors. In Proceedings of the 30th Symposium on Computer Architecture (ISCA\u201903)."},{"key":"e_1_2_1_34_1","volume-title":"public\/gem5","year":"2020","unstructured":"gem5. public\/gem5 . 2020 . Retrieved from https:\/\/gem5.googlesource.com\/public\/gem5\/. gem5. public\/gem5. 2020. Retrieved from https:\/\/gem5.googlesource.com\/public\/gem5\/."},{"key":"e_1_2_1_35_1","volume-title":"gem5","year":"2020","unstructured":"Crist\u00f3bal Ram\u00edrez. gem5 . 2020 . Retrieved from https:\/\/github.com\/RALC88\/gem5\/tree\/develop. Crist\u00f3bal Ram\u00edrez. gem5. 2020. Retrieved from https:\/\/github.com\/RALC88\/gem5\/tree\/develop."},{"key":"e_1_2_1_36_1","volume-title":"RISC-V Vectorized Benchmark Suite","year":"2020","unstructured":"Crist\u00f3bal Ram\u00edrez. RISC-V Vectorized Benchmark Suite . 2020 . Retrieved from https:\/\/github.com\/RALC88\/riscv-vectorized-benchmark-suite. Crist\u00f3bal Ram\u00edrez. RISC-V Vectorized Benchmark Suite. 2020. Retrieved from https:\/\/github.com\/RALC88\/riscv-vectorized-benchmark-suite."},{"key":"e_1_2_1_37_1","volume-title":"public\/gem5-resources","year":"2020","unstructured":"gem5. public\/gem5-resources . 2020 . Retrieved from https:\/\/gem5.googlesource.com\/public\/gem5-resources\/. gem5. public\/gem5-resources. 2020. Retrieved from https:\/\/gem5.googlesource.com\/public\/gem5-resources\/."},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the International Symposium on Computer Architecture.","author":"Lee Y.","year":"2012","unstructured":"Y. Lee 2012 . Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators . In Proceedings of the International Symposium on Computer Architecture. Y. Lee et al. 2012. Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators. In Proceedings of the International Symposium on Computer Architecture."},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the 11th International Conference on Computing Frontiers.","author":"Stanic M.","unstructured":"M. Stanic , \u00d3. Palomar, I. Ratkovic , M. Duric , O. S. Unsal , A. Cristal , and M. Valero . 2014. VALib and simplevector: tools for rapid initial research on vector architectures . In Proceedings of the 11th International Conference on Computing Frontiers. M. Stanic, \u00d3. Palomar, I. Ratkovic, M. Duric, O. S. Unsal, A. Cristal, and M. Valero. 2014. VALib and simplevector: tools for rapid initial research on vector architectures. In Proceedings of the 11th International Conference on Computing Frontiers."},{"key":"e_1_2_1_40_1","first-page":"76","article-title":"2019. Scalability analysis of AVX-512 extensions","author":"Cebrian J.","year":"2019","unstructured":"J. Cebrian , L. Natvig , and M. Jahre . 2019. Scalability analysis of AVX-512 extensions . J. Supercomput. 76 ( 2019 ). J. Cebrian, L. Natvig, and M. Jahre. 2019. Scalability analysis of AVX-512 extensions. J. Supercomput. 76 (2019).","journal-title":"J. Supercomput."},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the International Conference on Supercomputing (ICS\u201918)","author":"Rico A.","year":"2018","unstructured":"A. Rico , J. Joao , and G. Gabrieli 2018 . Tutorial: Vector architecture exploration with gem5 . In Proceedings of the International Conference on Supercomputing (ICS\u201918) . Retrieved from https:\/\/www.rico.cat\/files\/ICS18-gem5-sve-tutorial.pdf. A. Rico, J. Joao, and G. Gabrieli 2018. Tutorial: Vector architecture exploration with gem5. In Proceedings of the International Conference on Supercomputing (ICS\u201918). Retrieved from https:\/\/www.rico.cat\/files\/ICS18-gem5-sve-tutorial.pdf."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422667","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3422667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:29Z","timestamp":1750195889000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3422667"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,10]]},"references-count":39,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,12,31]]}},"alternative-id":["10.1145\/3422667"],"URL":"https:\/\/doi.org\/10.1145\/3422667","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11,10]]},"assertion":[{"value":"2020-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-11-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}