{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T15:45:34Z","timestamp":1756309534780,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":54,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NAVSEA\/NEEC","award":["N00174-16-C-0018"],"award-info":[{"award-number":["N00174-16-C-0018"]}]},{"DOI":"10.13039\/100015089","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-16-1-2711, N00014-16-1-2104, N00014-18-1-2022"],"award-info":[{"award-number":["N00014-16-1-2711, N00014-16-1-2104, N00014-18-1-2022"]}],"id":[{"id":"10.13039\/100015089","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,12,7]]},"DOI":"10.1145\/3423211.3425679","type":"proceedings-article","created":{"date-parts":[[2020,12,11]],"date-time":"2020-12-11T23:03:11Z","timestamp":1607727791000},"page":"415-429","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["An OpenMP Runtime for Transparent Work Sharing Across Cache-Incoherent Heterogeneous Nodes"],"prefix":"10.1145","author":[{"given":"Robert","family":"Lyerly","sequence":"first","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changwoo","family":"Min","sequence":"additional","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher J.","family":"Rossbach","sequence":"additional","affiliation":[{"name":"University of Texas at Austin and VMware Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Binoy","family":"Ravindran","sequence":"additional","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,12,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"PCI Express Base Specification Revision 4.0 Version 1.0 October 2017. https:\/\/pcisig.com\/specifications\/pciexpress\/.  PCI Express Base Specification Revision 4.0 Version 1.0 October 2017. https:\/\/pcisig.com\/specifications\/pciexpress\/."},{"key":"e_1_3_2_1_2_1","volume-title":"June","author":"Summit","year":"2018","unstructured":"Summit : A Supercomputer Suited for AI , June 2018 . https:\/\/www.olcf.ornl.gov\/wp-content\/uploads\/2018\/06\/NODEJnfographic_FIN.pdf. Summit: A Supercomputer Suited for AI, June 2018. https:\/\/www.olcf.ornl.gov\/wp-content\/uploads\/2018\/06\/NODEJnfographic_FIN.pdf."},{"key":"e_1_3_2_1_3_1","volume-title":"September","author":"AMD.","year":"2020","unstructured":"AMD. AMD Infinity Architecture Technology , September 2020 . https:\/\/www.amd.com\/en\/technologies\/infinity-architecture. AMD. AMD Infinity Architecture Technology, September 2020. https:\/\/www.amd.com\/en\/technologies\/infinity-architecture."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.485843"},{"key":"e_1_3_2_1_5_1","volume-title":"DDR5","author":"Anandtech","year":"2019","unstructured":"Anandtech . Intel Agilex: 10nm FPGAs with PCIe 5.0 , DDR5 , and CXL , April 2019 . https:\/\/www.anandtech.com\/show\/14149\/intel-agilex-10nm-fipgas-with-pcie-50-ddr5-and-cxl. Anandtech. Intel Agilex: 10nm FPGAs with PCIe 5.0, DDR5, and CXL, April 2019. https:\/\/www.anandtech.com\/show\/14149\/intel-agilex-10nm-fipgas-with-pcie-50-ddr5-and-cxl."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037738"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741962"},{"key":"e_1_3_2_1_9_1","volume-title":"November","author":"Barr J.","year":"2018","unstructured":"Barr , J. New -- EC2 Instances (A1) Powered by Arm-Based AWS Graviton Processors , November 2018 . https:\/\/awsamazoncom\/blogs\/aws\/new-ec2-instances-a1-powered-by-arm-based-aws-graviton-processors\/. Barr, J. New -- EC2 Instances (A1) Powered by Arm-Based AWS Graviton Processors, November 2018. https:\/\/awsamazoncom\/blogs\/aws\/new-ec2-instances-a1-powered-by-arm-based-aws-graviton-processors\/."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209958"},{"key":"e_1_3_2_1_12_1","first-page":"557","volume-title":"Productive Programming of GPU Clusters with OmpSs. In 2012 IEEE 26th International Parallel and Distributed Processing Symposium (May","author":"Bueno J.","year":"2012","unstructured":"Bueno , J. , Planas , J. , Duran , A. , Badia , R. M. , Martorell , X. , Ayguad\u00e9 , E. , and Labarta , J . Productive Programming of GPU Clusters with OmpSs. In 2012 IEEE 26th International Parallel and Distributed Processing Symposium (May 2012 ), pp. 557 -- 568 . Bueno, J., Planas, J., Duran, A., Badia, R. M., Martorell, X., Ayguad\u00e9, E., and Labarta, J. Productive Programming of GPU Clusters with OmpSs. In 2012 IEEE 26th International Parallel and Distributed Processing Symposium (May 2012), pp. 557--568."},{"key":"e_1_3_2_1_13_1","first-page":"519","volume-title":"Proceedings of the 20th Annual ACM SIGPLAN Conference on Object-oriented Programming, Systems, Languages, and Applications (New York, NY, USA, 2005), OOPSLA '05, ACM","author":"Charles P.","unstructured":"Charles , P. , Grothoff , C. , Saraswat , V. , Donawa , C. , Kielstra , A. , Ebcioglu , K. , von Praun , C. , and Sarkar , V . X10: An object-oriented approach to non-uniform cluster computing . In Proceedings of the 20th Annual ACM SIGPLAN Conference on Object-oriented Programming, Systems, Languages, and Applications (New York, NY, USA, 2005), OOPSLA '05, ACM , pp. 519 -- 538 . Charles, P., Grothoff, C., Saraswat, V., Donawa, C., Kielstra, A., Ebcioglu, K., von Praun, C., and Sarkar, V. X10: An object-oriented approach to non-uniform cluster computing. In Proceedings of the 20th Annual ACM SIGPLAN Conference on Object-oriented Programming, Systems, Languages, and Applications (New York, NY, USA, 2005), OOPSLA '05, ACM, pp. 519--538."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065950"},{"key":"e_1_3_2_1_16_1","unstructured":"Consortium C. etal Cache coherent interconnect for accelerators (ccix). Online]. http:\/\/www.ccixconsortium.com (2017).  Consortium C. et al. Cache coherent interconnect for accelerators (ccix). Online]. http:\/\/www.ccixconsortium.com (2017)."},{"key":"e_1_3_2_1_17_1","volume-title":"September","author":"CXL Consortium","year":"2020","unstructured":"CXL Consortium . Compute Express Link , September 2020 . https:\/\/www.computeexpresslink.org\/. CXL Consortium. Compute Express Link, September 2020. https:\/\/www.computeexpresslink.org\/."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3235830.3235833"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151004"},{"key":"e_1_3_2_1_20_1","first-page":"365","volume-title":"Proceedings of the 38th Annual International Symposium on Computer Architecture (New York, NY, USA, 2011), ISCA '11, ACM","author":"Esmaeilzadeh H.","unstructured":"Esmaeilzadeh , H. , Blem , E., St. Amant , R. , Sankaralingam , K. , and Burger , D . Dark silicon and the end of multicore scaling . In Proceedings of the 38th Annual International Symposium on Computer Architecture (New York, NY, USA, 2011), ISCA '11, ACM , pp. 365 -- 376 . Esmaeilzadeh, H., Blem, E., St. Amant, R., Sankaralingam, K., and Burger, D. Dark silicon and the end of multicore scaling. In Proceedings of the 38th Annual International Symposium on Computer Architecture (New York, NY, USA, 2011), ISCA '11, ACM, pp. 365--376."},{"key":"e_1_3_2_1_21_1","volume-title":"big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7. ARM White paper 17","author":"Greenhalgh P.","year":"2011","unstructured":"Greenhalgh , P. big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7. ARM White paper 17 ( 2011 ). Greenhalgh, P. big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7. ARM White paper 17 (2011)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19861-8_16"},{"key":"e_1_3_2_1_23_1","volume-title":"Using MPI: portable parallel programming with the message-passing interface","author":"Gropp W.","year":"1999","unstructured":"Gropp , W. , Lusk , E. , and Skjellum , A . Using MPI: portable parallel programming with the message-passing interface , vol. 1 . MIT press , 1999 . Gropp, W., Lusk, E., and Skjellum, A. Using MPI: portable parallel programming with the message-passing interface, vol. 1. MIT press, 1999."},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis","author":"Gu Y.","year":"2018","unstructured":"Gu , Y. , and Mellor-Crummey , J . Dynamic data race detection for openmp programs . In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis ( 2018 ), SC '18, IEEE Press. Gu, Y., and Mellor-Crummey, J. Dynamic data race detection for openmp programs. In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (2018), SC '18, IEEE Press."},{"key":"e_1_3_2_1_25_1","volume-title":"Extending OpenMP to clusters. White Paper","author":"Hoeflinger J. P.","year":"2006","unstructured":"Hoeflinger , J. P. Extending OpenMP to clusters. White Paper , Intel Corporation ( 2006 ). Hoeflinger, J. P. Extending OpenMP to clusters. White Paper, Intel Corporation (2006)."},{"key":"e_1_3_2_1_26_1","first-page":"24","volume-title":"Proceedings of the 2016 International Symposium on Code Generation and Optimization (New York, NY, USA, 2016), CGO '16, ACM","author":"Jibaja I.","unstructured":"Jibaja , I. , Cao , T. , Blackburn , S. M. , and McKinley , K. S. Portable performance on asymmetric multicore processors . In Proceedings of the 2016 International Symposium on Code Generation and Optimization (New York, NY, USA, 2016), CGO '16, ACM , pp. 24 -- 35 . Jibaja, I., Cao, T., Blackburn, S. M., and McKinley, K. S. Portable performance on asymmetric multicore processors. In Proceedings of the 2016 International Symposium on Code Generation and Optimization (New York, NY, USA, 2016), CGO '16, ACM, pp. 24--35."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/871085"},{"key":"e_1_3_2_1_28_1","volume-title":"May","author":"Khronos OpenCL Working Group","year":"2018","unstructured":"Khronos OpenCL Working Group . The OpenCL Specification. Tech. rep ., May 2018 . https:\/\/www.khronos.org\/registry\/OpenCL\/specs\/2.2\/pdf\/OpenCL_API.pdf. Khronos OpenCL Working Group. The OpenCL Specification. Tech. rep., May 2018. https:\/\/www.khronos.org\/registry\/OpenCL\/specs\/2.2\/pdf\/OpenCL_API.pdf."},{"key":"e_1_3_2_1_29_1","first-page":"553","volume-title":"Proceedings of the 37th ACM SIGPLAN Conference on Programming Language Design and Implementation (New York, NY, USA, 2016), PLDI '16, ACM","author":"Kim J.","unstructured":"Kim , J. , Jo , G. , Jung , J. , Kim , J. , and Lee , J . A Distributed OpenCL Framework Using Redundant Computation and Data Replication . In Proceedings of the 37th ACM SIGPLAN Conference on Programming Language Design and Implementation (New York, NY, USA, 2016), PLDI '16, ACM , pp. 553 -- 569 . Kim, J., Jo, G., Jung, J., Kim, J., and Lee, J. A Distributed OpenCL Framework Using Redundant Computation and Data Replication. In Proceedings of the 37th ACM SIGPLAN Conference on Programming Language Design and Implementation (New York, NY, USA, 2016), PLDI '16, ACM, pp. 553--569."},{"key":"e_1_3_2_1_30_1","volume-title":"2017 Linux Plumbers Conference","author":"Kim S.-H.","year":"2017","unstructured":"Kim , S.-H. , Lyerly , R. , and Olivier , P . Popcorn Linux: Compiler, Operating System and Virtualization Support for Application\/Thread Migration in Heterogeneous ISA Environments . Presented at the 2017 Linux Plumbers Conference , September 2017 . http:\/\/www.linuxplumbersconf.org\/2017\/ocw\/proposals\/4719.html. Kim, S.-H., Lyerly, R., and Olivier, P. Popcorn Linux: Compiler, Operating System and Virtualization Support for Application\/Thread Migration in Heterogeneous ISA Environments. Presented at the 2017 Linux Plumbers Conference, September 2017. http:\/\/www.linuxplumbersconf.org\/2017\/ocw\/proposals\/4719.html."},{"key":"e_1_3_2_1_31_1","first-page":"149","volume-title":"Proceedings of the 27th International ACM Conference on International Conference on Supercomputing (New York, NY, USA, 2013), ICS '13, ACM","author":"Kofler K.","unstructured":"Kofler , K. , Grasso , I. , Cosenza , B. , and Fahringer , T . An automatic input-sensitive approach for heterogeneous task partitioning . In Proceedings of the 27th International ACM Conference on International Conference on Supercomputing (New York, NY, USA, 2013), ICS '13, ACM , pp. 149 -- 160 . Kofler, K., Grasso, I., Cosenza, B., and Fahringer, T. An automatic input-sensitive approach for heterogeneous task partitioning. In Proceedings of the 27th International ACM Conference on International Conference on Supercomputing (New York, NY, USA, 2013), ICS '13, ACM, pp. 149--160."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919639"},{"key":"e_1_3_2_1_33_1","volume-title":"August","author":"Kumar A.","year":"2017","unstructured":"Kumar , A. The New Intel Xeon Processor Scalable Family (Formerly Skylake-SP) , August 2017 . https:\/\/www.hotchips.org\/wp-content\/uploads\/hc_archives\/hc29\/HC29.22-Tuesday-Pub\/HC29.22.90-Server-Pub\/HC29.22.930-Xeon-Skylake-sp-Kumar-Intel.pdf. Kumar, A. The New Intel Xeon Processor Scalable Family (Formerly Skylake-SP), August 2017. https:\/\/www.hotchips.org\/wp-content\/uploads\/hc_archives\/hc29\/HC29.22-Tuesday-Pub\/HC29.22.90-Server-Pub\/HC29.22.930-Xeon-Skylake-sp-Kumar-Intel.pdf."},{"key":"e_1_3_2_1_34_1","first-page":"29","article-title":"The next generation AMD enterprise server product architecture","author":"Lepak K.","year":"2017","unstructured":"Lepak , K. , Talbot , G. , White , S. , Beck , N. , Naffziger , S., FELLOW, S. , The next generation AMD enterprise server product architecture . IEEE Hot Chips 29 ( 2017 ). Lepak, K., Talbot, G., White, S., Beck, N., Naffziger, S., FELLOW, S., et al. The next generation AMD enterprise server product architecture. IEEE Hot Chips 29 (2017).","journal-title":"IEEE Hot Chips"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541975"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669121"},{"volume-title":"The 10th International Workshop on Programming Modesl and Applications for Multicores and Manycores (February 2019), PMAM '19.","author":"Lyerly R.","key":"e_1_3_2_1_37_1","unstructured":"Lyerly , R. , Kim , S.-H. , and Ravindran , B . libMPNode: An OpenMP Runtime For Parallel Processing Across Incoherent Domains . In The 10th International Workshop on Programming Modesl and Applications for Multicores and Manycores (February 2019), PMAM '19. Lyerly, R., Kim, S.-H., and Ravindran, B. libMPNode: An OpenMP Runtime For Parallel Processing Across Incoherent Domains. In The 10th International Workshop on Programming Modesl and Applications for Multicores and Manycores (February 2019), PMAM '19."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2004.1392625"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2813767.2813789"},{"key":"e_1_3_2_1_40_1","unstructured":"NVidia. NVLink September 2020. https:\/\/www.nvidia.com\/en-us\/data-center\/nvlink\/.  NVidia. NVLink September 2020. https:\/\/www.nvidia.com\/en-us\/data-center\/nvlink\/."},{"key":"e_1_3_2_1_41_1","unstructured":"OpenCAPI Consortium. OpenCAPI Consortium September 2020. https:\/\/opencapi.org\/.  OpenCAPI Consortium. OpenCAPI Consortium September 2020. https:\/\/opencapi.org\/."},{"key":"e_1_3_2_1_42_1","article-title":"OpenMP Application Program Interface v5.0. Tech. rep","author":"Open MP","year":"2018","unstructured":"Open MP Architecture Review Board . OpenMP Application Program Interface v5.0. Tech. rep ., OpenMP Architecture Review Board , November 2018 . https:\/\/www.openmp.org\/wp-content\/uploads\/OpenMP-API-Specification-5.0.pdf. OpenMP Architecture Review Board. OpenMP Application Program Interface v5.0. Tech. rep., OpenMP Architecture Review Board, November 2018. https:\/\/www.openmp.org\/wp-content\/uploads\/OpenMP-API-Specification-5.0.pdf.","journal-title":"OpenMP Architecture Review Board"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/2387869.2387876"},{"key":"e_1_3_2_1_44_1","volume-title":"Next-Generation ThunderX2 ARM Targets Sky-lake Xeons","author":"Platform T. N.","year":"2018","unstructured":"Platform , T. N. Next-Generation ThunderX2 ARM Targets Sky-lake Xeons , 2018 . https:\/\/www.nextplatform.com\/2016\/06\/03\/next-generation-thunderx2-arm-targets-skylake-xeons\/. Platform, T. N. Next-Generation ThunderX2 ARM Targets Sky-lake Xeons, 2018. https:\/\/www.nextplatform.com\/2016\/06\/03\/next-generation-thunderx2-arm-targets-skylake-xeons\/."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996868"},{"key":"e_1_3_2_1_46_1","volume-title":"Qualcomm snapdragon 855 mobile platform","author":"Qualcomm","year":"2019","unstructured":"Qualcomm . Qualcomm snapdragon 855 mobile platform , 2019 . https:\/\/www.qualcomm.com\/media\/documents\/files\/snapdragon-855-mobile-platform-product-brief.pdf. Qualcomm. Qualcomm snapdragon 855 mobile platform, 2019. https:\/\/www.qualcomm.com\/media\/documents\/files\/snapdragon-855-mobile-platform-product-brief.pdf."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1839667.1839671"},{"key":"e_1_3_2_1_48_1","first-page":"119","volume-title":"Proceedings of the 2017 International Conference on Computer Science and Artificial Intelligence (New York, NY, USA, 2017), CSAI 2017, Association for Computing Machinery","author":"Ratna A. A. P.","unstructured":"Ratna , A. A. P. , Ibrahim , I. , and Purnamasari , P. D . Parallel processing design of latent semantic analysis based essay grading system with openmp . In Proceedings of the 2017 International Conference on Computer Science and Artificial Intelligence (New York, NY, USA, 2017), CSAI 2017, Association for Computing Machinery , p. 119 -- 124 . Ratna, A. A. P., Ibrahim, I., and Purnamasari, P. D. Parallel processing design of latent semantic analysis based essay grading system with openmp. In Proceedings of the 2017 International Conference on Computer Science and Artificial Intelligence (New York, NY, USA, 2017), CSAI 2017, Association for Computing Machinery, p. 119--124."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2365192"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114174"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3136063"},{"key":"e_1_3_2_1_52_1","volume-title":"The free lunch is over: A fundamental turn toward concurrency in software. Dr. Dobb's journal 30, 3","author":"Sutter H.","year":"2005","unstructured":"Sutter , H. The free lunch is over: A fundamental turn toward concurrency in software. Dr. Dobb's journal 30, 3 ( 2005 ), 202--210. Sutter, H. The free lunch is over: A fundamental turn toward concurrency in software. Dr. Dobb's journal 30, 3 (2005), 202--210."},{"key":"e_1_3_2_1_53_1","volume-title":"August","author":"Sutter H.","year":"2012","unstructured":"Sutter , H. Welcome to the jungle , August 2012 . https:\/\/herbsutter.com\/welcome-to-the-jungle\/. Sutter, H. Welcome to the jungle, August 2012. https:\/\/herbsutter.com\/welcome-to-the-jungle\/."},{"key":"e_1_3_2_1_54_1","first-page":"121","volume-title":"Proceeding of the 41st Annual International Symposium on Computer Architecuture (Piscataway, NJ, USA, 2014), ISCA '14, IEEE Press","author":"Venkat A.","unstructured":"Venkat , A. , and Tullsen , D. M . Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor . In Proceeding of the 41st Annual International Symposium on Computer Architecuture (Piscataway, NJ, USA, 2014), ISCA '14, IEEE Press , pp. 121 -- 132 . Venkat, A., and Tullsen, D. M. Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor. In Proceeding of the 41st Annual International Symposium on Computer Architecuture (Piscataway, NJ, USA, 2014), ISCA '14, IEEE Press, pp. 121--132."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/197320.197402"}],"event":{"name":"Middleware '20: 21st International Middleware Conference","sponsor":["ACM Association for Computing Machinery","IFIP"],"location":"Delft Netherlands","acronym":"Middleware '20"},"container-title":["Proceedings of the 21st International Middleware Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3423211.3425679","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3423211.3425679","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3423211.3425679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:57Z","timestamp":1750195497000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3423211.3425679"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,7]]},"references-count":54,"alternative-id":["10.1145\/3423211.3425679","10.1145\/3423211"],"URL":"https:\/\/doi.org\/10.1145\/3423211.3425679","relation":{},"subject":[],"published":{"date-parts":[[2020,12,7]]},"assertion":[{"value":"2020-12-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}