{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T08:17:15Z","timestamp":1773130635650,"version":"3.50.1"},"reference-count":21,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T00:00:00Z","timestamp":1604534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Energy-Efficient Electronic Systems","award":["2013 HJ2440"],"award-info":[{"award-number":["2013 HJ2440"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Sen. Netw."],"published-print":{"date-parts":[[2021,2,28]]},"abstract":"<jats:p>Clock and Data Recovery (CDR) has been a foundational receiver component in serial communications. Yet this component is known to add significant design complexity to the receiver and to consume significant resources in area and power. In the resource-limited world of constrained IoT nodes, the need of including CDR in the communication link is being re-assessed and new techniques for achieving reliable serial transmission without CDR have been emerging. These new techniques are distinguished by their use of transition edges rather than bit times for coding and detection. This article presents the design, implementation, and testing of a novel CDR-less transmission protocol that achieves significant improvements in data rate, reliability, packet security, and power efficiency with respect to state-of-the-art CDR-less techniques. The new protocol further tolerates significant jitters and clock discrepancies between transmitter and receiver. An FPGA and an ASIC (65 nm technology) implementation of the protocol have shown it to consume around 19\u03bc W of power at a clock rate of 25 MHz, and to have a small footprint with a gate count of approximately 2,098 gates. In particular, the new protocol reduces area by more than 87% and power by more than 78% in comparison with CDR-based serial bit transfer protocols. Furthermore, the new protocol is shown to be versatile in its applications to available communication media, including wired, wireless, infrared, and human-body channels, under a variety of digital modulation schemes.<\/jats:p>","DOI":"10.1145\/3426181","type":"journal-article","created":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T23:33:16Z","timestamp":1604619196000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Dynamic Edge-coded Protocols for Low-power, Device-to-device Communication"],"prefix":"10.1145","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9237-1148","authenticated-orcid":false,"given":"Shahzad","family":"Muzaffar","sequence":"first","affiliation":[{"name":"Khalifa University, Abu Dhabi, UAE"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3220-9987","authenticated-orcid":false,"given":"Ibrahim (Abe) M.","family":"Elfadel","sequence":"additional","affiliation":[{"name":"Khalifa University, Abu Dhabi, UAE"}]}],"member":"320","published-online":{"date-parts":[[2020,11,5]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Design of Integrated Circuits for Optical Communications","author":"Razavi B.","unstructured":"B. Razavi . 2012. Design of Integrated Circuits for Optical Communications ( 2 nd ed.). Wiley 8 Sons, New York. B. Razavi. 2012. Design of Integrated Circuits for Optical Communications (2nd ed.). Wiley 8 Sons, New York.","edition":"2"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.275.0440"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the Design, Automation and Test in Europe (DATE\u201915)","author":"Muzaffar S.","unstructured":"S. Muzaffar and A. Shabra , J. Yoo, and I. M. Elfadel. 2015. A pulsed-index technique for single-channel, low-power, dynamic signaling . In Proceedings of the Design, Automation and Test in Europe (DATE\u201915) . 1485--1490. S. Muzaffar and A. Shabra, J. Yoo, and I. M. Elfadel. 2015. A pulsed-index technique for single-channel, low-power, dynamic signaling. In Proceedings of the Design, Automation and Test in Europe (DATE\u201915). 1485--1490."},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the 25th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201917)","author":"Muzaffar S.","unstructured":"S. Muzaffar and I. M. Elfadel . 2017. A pulsed-decimal technique for single-channel, dynamic signaling for IoT applications . In Proceedings of the 25th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201917) . 1--6. S. Muzaffar and I. M. Elfadel. 2017. A pulsed-decimal technique for single-channel, dynamic signaling for IoT applications. In Proceedings of the 25th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201917). 1--6."},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the IEEE Conference on Dependable and Secure Computing (DSC\u201917)","author":"Muzaffar S.","unstructured":"S. Muzaffar , O. T. Waheed , A. Aung , and I. M. Elfadel . 2017. Single-clock-cycle, multilayer encryption algorithm for single-channel IoT communications . In Proceedings of the IEEE Conference on Dependable and Secure Computing (DSC\u201917) . 153--158. S. Muzaffar, O. T. Waheed, A. Aung, and I. M. Elfadel. 2017. Single-clock-cycle, multilayer encryption algorithm for single-channel IoT communications. In Proceedings of the IEEE Conference on Dependable and Secure Computing (DSC\u201917). 153--158."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the 6th IET International Conference on Power Electronics, Machines and Drives (PEMD\u201912)","author":"Jia Chunjiang","unstructured":"Chunjiang Jia , Ding Wu , I. Hawkins , and A. Forsyth . 2012. One-wire communication system for cryogenic converter control . In Proceedings of the 6th IET International Conference on Power Electronics, Machines and Drives (PEMD\u201912) . 1--5. Chunjiang Jia, Ding Wu, I. Hawkins, and A. Forsyth. 2012. One-wire communication system for cryogenic converter control. In Proceedings of the 6th IET International Conference on Power Electronics, Machines and Drives (PEMD\u201912). 1--5."},{"key":"e_1_2_1_7_1","unstructured":"Maxim Integrated Products Inc. 2008. Overview of 1-Wire Technology and Its Use. (2008). Retrieved from https:\/\/www.maximintegrated.com\/en\/app-notes\/index.mvp\/id\/1796.  Maxim Integrated Products Inc. 2008. Overview of 1-Wire Technology and Its Use. (2008). Retrieved from https:\/\/www.maximintegrated.com\/en\/app-notes\/index.mvp\/id\/1796."},{"issue":"3","key":"e_1_2_1_8_1","first-page":"0","article-title":"-09. UICC\u2014Contactless Front-end (CLF) Interface, Technical Specification","volume":"7","author":"Semiconductors Freescale","year":"2008","unstructured":"Freescale Semiconductors . 2008 -09. UICC\u2014Contactless Front-end (CLF) Interface, Technical Specification , Version 7 . 3 . 0 . (2008\u201309). Retrieved from https:\/\/www.etsi.org\/deliver\/etsi_TS\/102600_102699\/102613\/07.03.00_60\/ts_102613v070300p.pdf. Freescale Semiconductors. 2008-09. UICC\u2014Contactless Front-end (CLF) Interface, Technical Specification, Version 7.3.0. (2008\u201309). Retrieved from https:\/\/www.etsi.org\/deliver\/etsi_TS\/102600_102699\/102613\/07.03.00_60\/ts_102613v070300p.pdf.","journal-title":"Version"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2713522"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the 23rd IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201915)","author":"Muzaffar S.","unstructured":"S. Muzaffar and I. M. Elfadel . 2015. Timing and robustness analysis of pulsed-index protocols for single-channel IoT communications . In Proceedings of the 23rd IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201915) . 225--230. S. Muzaffar and I. M. Elfadel. 2015. Timing and robustness analysis of pulsed-index protocols for single-channel IoT communications. In Proceedings of the 23rd IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201915). 225--230."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the 41st Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC\u201919)","author":"Muzaffar S.","unstructured":"S. Muzaffar and I. M. Elfadel . 2019. A self-synchronizing, low-power, low-complexity transceiver for body-coupled communication . In Proceedings of the 41st Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC\u201919) . 4036--4039. S. Muzaffar and I. M. Elfadel. 2019. A self-synchronizing, low-power, low-complexity transceiver for body-coupled communication. In Proceedings of the 41st Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC\u201919). 4036--4039."},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the 12th IEEE Symposium on VLSI Circuits (VLSIC\u201910)","author":"Loh M.","unstructured":"M. Loh and A. Emami Neyestanak . 2010. All-digital CDR for high-density, high-speed I\/O . In Proceedings of the 12th IEEE Symposium on VLSI Circuits (VLSIC\u201910) . 147--148. M. Loh and A. Emami Neyestanak. 2010. All-digital CDR for high-density, high-speed I\/O. In Proceedings of the 12th IEEE Symposium on VLSI Circuits (VLSIC\u201910). 147--148."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2178557"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the 20th Canadian Conference on Electrical and Computer Engineering (CCECE\u201907)","author":"Du Q.","unstructured":"Q. Du , J. Zhuang , and T. Kwasniewski . 2007. A 2.5 Gb\/s, low power clock and data recovery circuit . In Proceedings of the 20th Canadian Conference on Electrical and Computer Engineering (CCECE\u201907) . 526--529. Q. Du, J. Zhuang, and T. Kwasniewski. 2007. A 2.5 Gb\/s, low power clock and data recovery circuit. In Proceedings of the 20th Canadian Conference on Electrical and Computer Engineering (CCECE\u201907). 526--529."},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the 45th IEEE International Symposium on Circuits and Systems (ISCAS\u201913)","author":"Urano Y.","unstructured":"Y. Urano , W.-J. Yunand T. Kuroda , and H. Ishikuro. 2013. A 1.26mW\/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL . In Proceedings of the 45th IEEE International Symposium on Circuits and Systems (ISCAS\u201913) . 1576--1579. Y. Urano, W.-J. Yunand T. Kuroda, and H. Ishikuro. 2013. A 1.26mW\/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL. In Proceedings of the 45th IEEE International Symposium on Circuits and Systems (ISCAS\u201913). 1576--1579."},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the 4th Asia Symposium on Quality Electronic Design (ASQED\u201912)","author":"Soh L.-K.","year":"2012","unstructured":"L.-K. Soh and W.-T. Wong . 2012 . A 2.5\u201312.5 Gbps interpolator-based clock and data recovery circuit for FPGA . In Proceedings of the 4th Asia Symposium on Quality Electronic Design (ASQED\u201912) . 373--379. L.-K. Soh and W.-T. Wong. 2012. A 2.5\u201312.5 Gbps interpolator-based clock and data recovery circuit for FPGA. In Proceedings of the 4th Asia Symposium on Quality Electronic Design (ASQED\u201912). 373--379."},{"key":"e_1_2_1_17_1","unstructured":"J. Proakis and M. Salehi. 2008. Digital Communications (5th ed.). McGraw-Hill Education New York.  J. Proakis and M. Salehi. 2008. Digital Communications (5th ed.). McGraw-Hill Education New York."},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the 24th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201916)","author":"Muzaffar S.","unstructured":"S. Muzaffar , N. Saeed , and I. M. Elfadel . 2016. Automatic protocol configuration in single-channel low-power dynamic signaling for IoT devices . In Proceedings of the 24th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201916) . 1--6. S. Muzaffar, N. Saeed, and I. M. Elfadel. 2016. Automatic protocol configuration in single-channel low-power dynamic signaling for IoT devices. In Proceedings of the 24th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201916). 1--6."},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 33rd IEEE International Conference on Computer Design (ICCD\u201915)","author":"Muzaffar S.","unstructured":"S. Muzaffar and I. M. Elfadel . 2015. Power management of pulsed-index communication protocols . In Proceedings of the 33rd IEEE International Conference on Computer Design (ICCD\u201915) . New York, NY, 375--378. S. Muzaffar and I. M. Elfadel. 2015. Power management of pulsed-index communication protocols. In Proceedings of the 33rd IEEE International Conference on Computer Design (ICCD\u201915). New York, NY, 375--378."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the 59th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS\u201916)","author":"Muzaffar S.","unstructured":"S. Muzaffar and I. M. Elfadel . 2016. A versatile hardware platform for the development and characterization of IoT sensor networks . In Proceedings of the 59th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS\u201916) . 1--4. S. Muzaffar and I. M. Elfadel. 2016. A versatile hardware platform for the development and characterization of IoT sensor networks. In Proceedings of the 59th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS\u201916). 1--4."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the 27th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201919)","author":"Muzaffar S.","unstructured":"S. Muzaffar and I. M. Elfadel . 2019. Double data rate dynamic edge-coded signaling for low-power IoT communication . In Proceedings of the 27th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201919) . 317--322. S. Muzaffar and I. M. Elfadel. 2019. Double data rate dynamic edge-coded signaling for low-power IoT communication. In Proceedings of the 27th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201919). 317--322."}],"container-title":["ACM Transactions on Sensor Networks"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3426181","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3426181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:33Z","timestamp":1750195893000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3426181"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,5]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,2,28]]}},"alternative-id":["10.1145\/3426181"],"URL":"https:\/\/doi.org\/10.1145\/3426181","relation":{},"ISSN":["1550-4859","1550-4867"],"issn-type":[{"value":"1550-4859","type":"print"},{"value":"1550-4867","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11,5]]},"assertion":[{"value":"2019-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-11-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}