{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:16Z","timestamp":1750220656985,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,4,9]],"date-time":"2021-04-09T00:00:00Z","timestamp":1617926400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,4,9]]},"DOI":"10.1145\/3427921.3450238","type":"proceedings-article","created":{"date-parts":[[2021,4,10]],"date-time":"2021-04-10T07:37:01Z","timestamp":1618040221000},"page":"145-152","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["HLS_PRINT: High Performance Logging Framework on FPGA"],"prefix":"10.1145","author":[{"given":"Nupur","family":"Sumeet","sequence":"first","affiliation":[{"name":"Tata Consultancy Services - Research, Mumbai, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj","family":"Nambiar","sequence":"additional","affiliation":[{"name":"Tata Consultancy Services - Research, Mumbai, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"AMBA 4 AXI4-Stream Protocol Version: 1.0. https:\/\/static.docs.arm.com\/ihi0051\/a\/IHI0051A_amba4_axi4_stream_v1_0_protocol_spec.pdf Retrieved","author":"ARM.","year":"2020","unstructured":"ARM. 2010. AMBA 4 AXI4-Stream Protocol Version: 1.0. https:\/\/static.docs.arm.com\/ihi0051\/a\/IHI0051A_amba4_axi4_stream_v1_0_protocol_spec.pdf Retrieved June 15, 2020 from ARM. 2010. AMBA 4 AXI4-Stream Protocol Version: 1.0. https:\/\/static.docs.arm.com\/ihi0051\/a\/IHI0051A_amba4_axi4_stream_v1_0_protocol_spec.pdf Retrieved June 15, 2020 from"},{"volume-title":"Int. Conf. on Field Programmable Logic and Applications. 1--8.","author":"Calagar N.","key":"e_1_3_2_1_2_1","unstructured":"N. Calagar , S. D. Brown , and J. H. Anderson . 2014. Source-level debugging for FPGA high-level synthesis . In Int. Conf. on Field Programmable Logic and Applications. 1--8. N. Calagar, S. D. Brown, and J. H. Anderson. 2014. Source-level debugging for FPGA high-level synthesis. In Int. Conf. on Field Programmable Logic and Applications. 1--8."},{"key":"e_1_3_2_1_3_1","volume-title":"2020 a. Log4j. https:\/\/logging.apache.org\/log4j\/2.x\/log4j-users-guide.pdf Retrieved","author":"Software Foundation The Apache","year":"2020","unstructured":"The Apache Software Foundation . 2020 a. Log4j. https:\/\/logging.apache.org\/log4j\/2.x\/log4j-users-guide.pdf Retrieved December 15, 2020 from The Apache Software Foundation. 2020 a. Log4j. https:\/\/logging.apache.org\/log4j\/2.x\/log4j-users-guide.pdf Retrieved December 15, 2020 from"},{"key":"e_1_3_2_1_4_1","volume-title":"2020 b. Log4j. https:\/\/logging.apache.org\/log4j\/2.x\/performance.html Retrieved","author":"Software Foundation The Apache","year":"2020","unstructured":"The Apache Software Foundation . 2020 b. Log4j. https:\/\/logging.apache.org\/log4j\/2.x\/performance.html Retrieved December 15, 2020 from The Apache Software Foundation. 2020 b. Log4j. https:\/\/logging.apache.org\/log4j\/2.x\/performance.html Retrieved December 15, 2020 from"},{"key":"e_1_3_2_1_5_1","volume-title":"Analysis of Queues: Methods and Applications","author":"Gautam Natarajan","unstructured":"Natarajan Gautam . 2012. Analysis of Queues: Methods and Applications 1 st ed.). CRC Press, Inc. , USA. Natarajan Gautam. 2012. Analysis of Queues: Methods and Applications 1st ed.). CRC Press, Inc., USA.","edition":"1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2565204"},{"key":"e_1_3_2_1_7_1","unstructured":"INTEL. 2019. Intel\u00ae High Level Synthesis Compile. https:\/\/www.intel.in\/content\/www\/in\/en\/software\/programmable\/quartus-prime\/hls-compiler.html  INTEL. 2019. Intel\u00ae High Level Synthesis Compile. https:\/\/www.intel.in\/content\/www\/in\/en\/software\/programmable\/quartus-prime\/hls-compiler.html"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815631"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372490"},{"volume-title":"Int. Conf. on Field Programmable Logic and Applications. 1--6.","author":"Monson J. S.","key":"e_1_3_2_1_10_1","unstructured":"J. S. Monson and B. Hutchings . 2014. New approaches for in-system debug of behaviorally-synthesized FPGA circuits . In Int. Conf. on Field Programmable Logic and Applications. 1--6. J. S. Monson and B. Hutchings. 2014. New approaches for in-system debug of behaviorally-synthesized FPGA circuits. In Int. Conf. on Field Programmable Logic and Applications. 1--6."},{"volume-title":"2015 Int. Conf. on Field Programmable Technology. 48--55","author":"Monson J. S.","key":"e_1_3_2_1_11_1","unstructured":"J. S. Monson and B. Hutchings . 2015. Using source-to-source compilation to instrument circuits for debug with High Level Synthesis . In 2015 Int. Conf. on Field Programmable Technology. 48--55 . J. S. Monson and B. Hutchings. 2015. Using source-to-source compilation to instrument circuits for debug with High Level Synthesis. In 2015 Int. Conf. on Field Programmable Technology. 48--55."},{"key":"e_1_3_2_1_12_1","volume-title":"elog. https:\/\/github.com\/Emanem\/elog Retrieved","author":"Oriani Emanuele","year":"2020","unstructured":"Emanuele Oriani . 2020. elog. https:\/\/github.com\/Emanem\/elog Retrieved December 15, 2020 from Emanuele Oriani. 2020. elog. https:\/\/github.com\/Emanem\/elog Retrieved December 15, 2020 from"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Ioannis Parnassos Panagiotis Skrimponis Georgios Zindros and Nikolaos Bellas. 2016. SoCLog: A real-time automatically generated logging and profiling mechanism for FPGA-based Systems On Chip. 1--4.  Ioannis Parnassos Panagiotis Skrimponis Georgios Zindros and Nikolaos Bellas. 2016. SoCLog: A real-time automatically generated logging and profiling mechanism for FPGA-based Systems On Chip. 1--4.","DOI":"10.1109\/FPL.2016.7577372"},{"key":"e_1_3_2_1_14_1","volume-title":"Gu-Yeon Wei, and David Brooks.","author":"Reagen Brandon","year":"2014","unstructured":"Brandon Reagen , Robert Adolf , Yakun Sophia Shao , Gu-Yeon Wei, and David Brooks. 2014 . Machsuite : Benchmarks for accelerator design and customized architectures. In Intl. Sym.on Workload Characterization . 110--119. Brandon Reagen, Robert Adolf, Yakun Sophia Shao, Gu-Yeon Wei, and David Brooks. 2014. Machsuite: Benchmarks for accelerator design and customized architectures. In Intl. Sym.on Workload Characterization. 110--119."},{"volume-title":"Intl. Conf. on Field Programmable Logic and Applications. 286--292","author":"Ruiz M.","key":"e_1_3_2_1_15_1","unstructured":"M. Ruiz , D. Sidler , G. Sutter , G. Alonso , and S. L\u00f3pez-Buedo . 2019. Limago: An FPGA-Based Open-Source 100 GbE TCP\/IP Stack . In Intl. Conf. on Field Programmable Logic and Applications. 286--292 . M. Ruiz, D. Sidler, G. Sutter, G. Alonso, and S. L\u00f3pez-Buedo. 2019. Limago: An FPGA-Based Open-Source 100 GbE TCP\/IP Stack. In Intl. Conf. on Field Programmable Logic and Applications. 286--292."},{"volume-title":"Integrated Logic Analyzer v6.1 LogiCORE IP Product Guide. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_1\/pg172-ila.pdf Retrieved","year":"2020","key":"e_1_3_2_1_16_1","unstructured":"Xilinx. 2014. Integrated Logic Analyzer v6.1 LogiCORE IP Product Guide. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_1\/pg172-ila.pdf Retrieved July 10, 2020 from Xilinx. 2014. Integrated Logic Analyzer v6.1 LogiCORE IP Product Guide. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_1\/pg172-ila.pdf Retrieved July 10, 2020 from"},{"key":"e_1_3_2_1_17_1","volume-title":"https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/pcie4_uscale_plus\/v1_3\/pg213-pcie4-ultrascale-plus.pdf Retrieved","author":"Devices Integrated","year":"2020","unstructured":"Xilinx. 2016. UltraScale+ Devices Integrated Block for PCI Express v 1.3. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/pcie4_uscale_plus\/v1_3\/pg213-pcie4-ultrascale-plus.pdf Retrieved June 15, 2020 from Xilinx. 2016. UltraScale+ Devices Integrated Block for PCI Express v 1.3. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/pcie4_uscale_plus\/v1_3\/pg213-pcie4-ultrascale-plus.pdf Retrieved June 15, 2020 from"},{"key":"e_1_3_2_1_18_1","unstructured":"Xilinx. 2019. Vivado Design Suite - HLx Editions. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html  Xilinx. 2019. Vivado Design Suite - HLx Editions. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html"},{"key":"e_1_3_2_1_19_1","unstructured":"Xillybus. 2020. Xillybus FPGA designer's guide. http:\/\/www.xillybus.com\/downloads\/doc\/xillybus_fpga_api.pdf Retrieved June 5 2020 from  Xillybus. 2020. Xillybus FPGA designer's guide. http:\/\/www.xillybus.com\/downloads\/doc\/xillybus_fpga_api.pdf Retrieved June 5 2020 from"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"L. Yang S. Gurumani D. Chen and K. Rupnow. 2016. AutoSLIDE: Automatic Source-Level Instrumentation and Debugging for HLS. In Int. Sym. on Field-Programmable Custom Computing Machines. 127--130.  L. Yang S. Gurumani D. Chen and K. Rupnow. 2016. AutoSLIDE: Automatic Source-Level Instrumentation and Debugging for HLS. In Int. Sym. on Field-Programmable Custom Computing Machines. 127--130.","DOI":"10.1109\/FCCM.2016.38"}],"event":{"name":"ICPE '21: ACM\/SPEC International Conference on Performance Engineering","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation","SIGSOFT ACM Special Interest Group on Software Engineering"],"location":"Virtual Event France","acronym":"ICPE '21"},"container-title":["Proceedings of the ACM\/SPEC International Conference on Performance Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3427921.3450238","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3427921.3450238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:32Z","timestamp":1750197752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3427921.3450238"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,9]]},"references-count":20,"alternative-id":["10.1145\/3427921.3450238","10.1145\/3427921"],"URL":"https:\/\/doi.org\/10.1145\/3427921.3450238","relation":{},"subject":[],"published":{"date-parts":[[2021,4,9]]},"assertion":[{"value":"2021-04-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}