{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T03:28:04Z","timestamp":1783567684739,"version":"3.55.0"},"reference-count":96,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2021,1,6]],"date-time":"2021-01-06T00:00:00Z","timestamp":1609891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100014961","name":"Cyber Florida","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100014961","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2021,4,30]]},"abstract":"<jats:p>Due to the globalization of Integrated Circuit (IC) design in the semiconductor industry and the outsourcing of chip manufacturing, Third-Party Intellectual Properties (3PIPs) become vulnerable to IP piracy, reverse engineering, counterfeit IC, and hardware trojans. To thwart such attacks, ICs can be protected using logic encryption techniques. However, strong resilient techniques incur significant overheads. Side-channel attacks (SCAs) further complicate matters by introducing potential attacks post fabrication. One of the most severe SCAs is power analysis (PA) attacks, in which an attacker can observe the power variations of the device and analyze them to extract the secret key. PA attacks can be mitigated via adding large extra hardware; however, the overheads of such solutions can render them impractical, especially when there are power and area constraints.<\/jats:p>\n          <jats:p>All Spin Logic Device (ASLD) is one of the most promising spintronic devices due to its unique properties: small area, no spin-charge signal conversion, zero leakage current, non-volatile memory, high density, low operating voltage, and its compatibility with conventional CMOS technology. In this article, we extend the work in Reference [1] on the usage of ASLD to produce secure and resilient circuits that withstand IC attacks (during the fabrication) and PA attacks (after fabrication), including reverse engineering attacks. First, we show that ASLD has another unique feature: identical power dissipation through the switching operations, where such properties can be effectively used to prevent PA and IC attacks. We then evaluate the proposed ASLD-based on performance overheads and security guarantees.<\/jats:p>","DOI":"10.1145\/3429982","type":"journal-article","created":{"date-parts":[[2021,1,6]],"date-time":"2021-01-06T17:09:58Z","timestamp":1609952998000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Resilient and Secure Hardware Devices Using ASL"],"prefix":"10.1145","volume":"17","author":[{"given":"Qutaiba","family":"Alasad","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Central Florida, USA and Petroleum Systems Control Engineering, University of Tikrit"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Lin","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Central Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiann-Shuin","family":"Yuan","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Central Florida, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amro","family":"Awad","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, North Carolina State University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,1,6]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194595"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2893183"},{"key":"e_1_2_1_3_1","unstructured":"Age Yeh. 2012. Trends in the Global IC Design Service Market. Retrieved from http:\/\/www.digitimes.com\/news\/a20120313RS400.html?chid&equals;2\/.  Age Yeh. 2012. Trends in the Global IC Design Service Market. Retrieved from http:\/\/www.digitimes.com\/news\/a20120313RS400.html?chid&equals;2\/."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the 2008 Design, Automation and Test in Europe. 1069--1074","author":"Roy J.","year":"2008","unstructured":"J. Roy , F. Koushanfar , and I. L. Markov . 2008. EPIC: Ending piracy of integrated circuits . In Proceedings of the 2008 Design, Automation and Test in Europe. 1069--1074 . DOI:http:\/\/dx.doi.org\/10.1109\/DATE. 2008 .4484823 J. Roy, F. Koushanfar, and I. L. Markov. 2008. EPIC: Ending piracy of integrated circuits. In Proceedings of the 2008 Design, Automation and Test in Europe. 1069--1074. DOI:http:\/\/dx.doi.org\/10.1109\/DATE.2008.4484823"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_2_1_8_1","volume-title":"Logic locking using hybrid CMOS and emerging SiNW FETs. Electronics 6","author":"Alasad Qutaiba","year":"2017","unstructured":"Qutaiba Alasad , Jiann-Shuin Yuan , and Yu Bi. 2017. Logic locking using hybrid CMOS and emerging SiNW FETs. Electronics 6 ( 2017 ). DOI:http:\/\/dx.doi.org\/10.3390\/electronics6030069 Qutaiba Alasad, Jiann-Shuin Yuan, and Yu Bi. 2017. Logic locking using hybrid CMOS and emerging SiNW FETs. Electronics 6 (2017). DOI:http:\/\/dx.doi.org\/10.3390\/electronics6030069"},{"key":"e_1_2_1_9_1","volume-title":"E2LEMI: Energy-efficient logic encryption using multiplexer insertion. Electronics 6, 1","author":"Alasad Qutaiba","year":"2017","unstructured":"Qutaiba Alasad , Yu Bi , and Jiann-Shuin Yuan . 2017. E2LEMI: Energy-efficient logic encryption using multiplexer insertion. Electronics 6, 1 ( 2017 ). DOI:http:\/\/dx.doi.org\/10.3390\/electronics6010016 Qutaiba Alasad, Yu Bi, and Jiann-Shuin Yuan. 2017. E2LEMI: Energy-efficient logic encryption using multiplexer insertion. Electronics 6, 1 (2017). DOI:http:\/\/dx.doi.org\/10.3390\/electronics6010016"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201916)","author":"Yasin M.","unstructured":"M. Yasin , B. Mazumdar , J. J. V. Rajendran , and O. Sinanoglu . 2016. SARLock: SAT attack resistant logic locking . In Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201916) . M. Yasin, B. Mazumdar, J. J. V. Rajendran, and O. Sinanoglu. 2016. SARLock: SAT attack resistant logic locking. In Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201916)."},{"key":"e_1_2_1_13_1","volume-title":"Mitigating Attack on Logic Locking","author":"Xie Yang","unstructured":"Yang Xie and Ankur Srivastava . 2016. Mitigating Attack on Logic Locking . Springer , Berlin . Yang Xie and Ankur Srivastava. 2016. Mitigating Attack on Logic Locking. Springer, Berlin."},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"M. Yasin B. Mazumdar O. Sinanoglu and J. Rajendran. 2018. Removal attacks on logic locking and camouflaging techniques. IEEE Trans. Emerg. Top. Comput. (2018). DOI:http:\/\/dx.doi.org\/10.1109\/TETC.2017.2740364  M. Yasin B. Mazumdar O. Sinanoglu and J. Rajendran. 2018. Removal attacks on logic locking and camouflaging techniques. IEEE Trans. Emerg. Top. Comput. (2018). DOI:http:\/\/dx.doi.org\/10.1109\/TETC.2017.2740364","DOI":"10.1109\/TETC.2017.2740364"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201917)","author":"Shamsi K.","unstructured":"K. Shamsi , M. Li , T. Meade , Z. Zhao , D. Z. Pan , and Y. Jin . 2017. AppSAT: Approximately deobfuscating integrated circuits . In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201917) . K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin. 2017. AppSAT: Approximately deobfuscating integrated circuits. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201917)."},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security (CCS\u201917)","author":"\u00a0al Muhammad Yasin","year":"2017","unstructured":"Muhammad Yasin et \u00a0al . 2017 . Provably-secure logic locking: From theory to practice . In Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security (CCS\u201917) . Muhammad Yasin et\u00a0al. 2017. Provably-secure logic locking: From theory to practice. In Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security (CCS\u201917)."},{"key":"e_1_2_1_18_1","doi-asserted-by":"crossref","unstructured":"K. Shamsi T. Meade M. Li D. Z. Pan and Y. Jin. 2019. On the approximation resiliency of logic locking and IC camouflaging schemes. IEEE Trans. Inf. Forens. Secur. (2019).  K. Shamsi T. Meade M. Li D. Z. Pan and Y. Jin. 2019. On the approximation resiliency of logic locking and IC camouflaging schemes. IEEE Trans. Inf. Forens. Secur. (2019).","DOI":"10.1109\/TIFS.2018.2850319"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the Cryptographic Hardware and Embedded Systems (CHES\u201906)","author":"\u00a0al Pim Tuyls","year":"2006","unstructured":"Pim Tuyls et \u00a0al . 2006 . Read-proof hardware from protective coatings . In Proceedings of the Cryptographic Hardware and Embedded Systems (CHES\u201906) . Springer, Berlin. Pim Tuyls et\u00a0al. 2006. Read-proof hardware from protective coatings. In Proceedings of the Cryptographic Hardware and Embedded Systems (CHES\u201906). Springer, Berlin."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"e_1_2_1_21_1","unstructured":"P. Kocher. 2005. Design and validation strategies for obtaining assurance in countermeasures to power analysis and related. In NIST Physical Security.  P. Kocher. 2005. Design and validation strategies for obtaining assurance in countermeasures to power analysis and related. In NIST Physical Security."},{"key":"e_1_2_1_22_1","unstructured":"S. Skorobogatov and Ch. Woods. 2012. In the blink of an eye: There goes your AES key. In IACR Crypt. ePrint Arch. no. 296 (2012).  S. Skorobogatov and Ch. Woods. 2012. In the blink of an eye: There goes your AES key. In IACR Crypt. ePrint Arch. no. 296 (2012)."},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","unstructured":"X. Fong Y. Kim K. Yogendra D. Fan A. Sengupta A. Raghunathan and K. Roy. 2016. Spin-transfer torque devices for logic and memory: Prospects and perspectives. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. (2016).  X. Fong Y. Kim K. Yogendra D. Fan A. Sengupta A. Raghunathan and K. Roy. 2016. Spin-transfer torque devices for logic and memory: Prospects and perspectives. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. (2016).","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"e_1_2_1_24_1","volume-title":"Energy-efficient memory using magneto-electric switching of ferromagnets","author":"\u00a0al A. Jaiswal","year":"2017","unstructured":"A. Jaiswal et \u00a0al . 2017. Energy-efficient memory using magneto-electric switching of ferromagnets . IEEE Magn. Lett . 8 ( 2017 ). DOI:http:\/\/dx.doi.org\/10.1109\/LMAG.2017.2712685 A. Jaiswal et\u00a0al. 2017. Energy-efficient memory using magneto-electric switching of ferromagnets. IEEE Magn. Lett. 8 (2017). DOI:http:\/\/dx.doi.org\/10.1109\/LMAG.2017.2712685"},{"key":"e_1_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Y. Wang L. Ni C. H. Chang and H. Yu. 2016. DW-AES: A domain-wall nanowire-based AES for high throughput and energy-efficient data encryption in non-volatile memory. IEEE Trans. Inf. Forens. Secur. (2016).  Y. Wang L. Ni C. H. Chang and H. Yu. 2016. DW-AES: A domain-wall nanowire-based AES for high throughput and energy-efficient data encryption in non-volatile memory. IEEE Trans. Inf. Forens. Secur. (2016).","DOI":"10.1109\/TIFS.2016.2576903"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.14"},{"key":"e_1_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Qutaiba Alasad Pramod Subramanyan and Jiann-Shuin Yuan. Strong logic obfuscation with low overhead against IC reverse engineering attacks. ACM Trans. Des. Autom. Electron. Syst. DOI:http:\/\/dx.doi.org\/10.1145\/3398012  Qutaiba Alasad Pramod Subramanyan and Jiann-Shuin Yuan. Strong logic obfuscation with low overhead against IC reverse engineering attacks. ACM Trans. Des. Autom. Electron. Syst. DOI:http:\/\/dx.doi.org\/10.1145\/3398012","DOI":"10.1145\/3398012"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060471"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, 953--958","author":"Rajendran J.","unstructured":"J. Rajendran , Y. Pino , O. Sinanoglu , and R. Karri . 2012. Logic encryption: A fault analysis perspective . In Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, 953--958 . J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri. 2012. Logic encryption: A fault analysis perspective. In Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, 953--958."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"e_1_2_1_32_1","volume-title":"Provably secure camouflaging strategy for IC protection","author":"\u00a0al M. Li","year":"2018","unstructured":"M. Li et \u00a0al . 2018. Provably secure camouflaging strategy for IC protection . IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst . ( 2018 ). M. Li et\u00a0al. 2018. Provably secure camouflaging strategy for IC protection. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. (2018)."},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the on Great Lakes Symposium on VLSI 2017 (GLSVLSI\u201917)","author":"\u00a0al Muhammad Yasin","year":"2017","unstructured":"Muhammad Yasin et \u00a0al . 2017 . What to lock?: Functional and parametric locking . In Proceedings of the on Great Lakes Symposium on VLSI 2017 (GLSVLSI\u201917) . Muhammad Yasin et\u00a0al. 2017. What to lock?: Functional and parametric locking. In Proceedings of the on Great Lakes Symposium on VLSI 2017 (GLSVLSI\u201917)."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.59"},{"key":"e_1_2_1_35_1","volume-title":"Forte","author":"Xu Xiaolin","year":"2017","unstructured":"Xiaolin Xu , Bicky Shakya , Mark M. Tehranipoor , and Domenic J . Forte . 2017 . Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks. In IACR Cryptology ePrint Archive . Xiaolin Xu, Bicky Shakya, Mark M. Tehranipoor, and Domenic J. Forte. 2017. Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks. In IACR Cryptology ePrint Archive."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"e_1_2_1_37_1","unstructured":"Deepak Sirone and Pramod Subramanyan. 2018. Functional analysis attacks on logic locking. arxiv:1811.12088. Retrieved from http:\/\/arxiv.org\/abs\/1811.12088.  Deepak Sirone and Pramod Subramanyan. 2018. Functional analysis attacks on logic locking. arxiv:1811.12088. Retrieved from http:\/\/arxiv.org\/abs\/1811.12088."},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the 2018 IEEE 36th VLSI Test Symposium (VTS\u201918)","author":"\u00a0al A. Sengupta","year":"2018","unstructured":"A. Sengupta et \u00a0al . 2018 . ATPG-based cost-effective, secure logic locking . In Proceedings of the 2018 IEEE 36th VLSI Test Symposium (VTS\u201918) . A. Sengupta et\u00a0al. 2018. ATPG-based cost-effective, secure logic locking. In Proceedings of the 2018 IEEE 36th VLSI Test Symposium (VTS\u201918)."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243467"},{"key":"e_1_2_1_40_1","volume-title":"Methodologies for Power Analysis Attacks on Hardware Implementations of AES. Thesis","author":"Smith Kenneth","unstructured":"Kenneth Smith . 2009. Methodologies for Power Analysis Attacks on Hardware Implementations of AES. Thesis . Rochester Institute of Technology . Kenneth Smith. 2009. Methodologies for Power Analysis Attacks on Hardware Implementations of AES. Thesis. Rochester Institute of Technology."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2001.966796"},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the 2011 8th International Conference on Information Technology\u2014New Generations (ITNG\u201911)","author":"Zhang F.","unstructured":"F. Zhang and Z. J. Shi . 2011. Differential and correlation power analysis attacks on HMAC-whirlpool . In Proceedings of the 2011 8th International Conference on Information Technology\u2014New Generations (ITNG\u201911) . F. Zhang and Z. J. Shi. 2011. Differential and correlation power analysis attacks on HMAC-whirlpool. In Proceedings of the 2011 8th International Conference on Information Technology\u2014New Generations (ITNG\u201911)."},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the 28th European Solid-State Circuits Conference (ESSCIRC\u201902)","author":"Tiri K.","unstructured":"K. Tiri , M. Akmal , and I. Verbauwhede . 2002. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards . In Proceedings of the 28th European Solid-State Circuits Conference (ESSCIRC\u201902) . K. Tiri, M. Akmal, and I. Verbauwhede. 2002. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In Proceedings of the 28th European Solid-State Circuits Conference (ESSCIRC\u201902)."},{"key":"e_1_2_1_44_1","volume-title":"Pushing the Limits: A Very Compact and a Threshold Implementation of AES","author":"\u00a0al Amir Moradi","unstructured":"Amir Moradi et \u00a0al . 2011. Pushing the Limits: A Very Compact and a Threshold Implementation of AES . Springer , Berlin . Amir Moradi et\u00a0al. 2011. Pushing the Limits: A Very Compact and a Threshold Implementation of AES. Springer, Berlin."},{"key":"e_1_2_1_45_1","volume-title":"A low overhead DPA countermeasure circuit based on ring oscillators","author":"\u00a0al P. Liu","year":"2010","unstructured":"P. Liu et \u00a0al . 2010. A low overhead DPA countermeasure circuit based on ring oscillators . IEEE Trans. Circ. Syst. II ( 2010 ). P. Liu et\u00a0al. 2010. A low overhead DPA countermeasure circuit based on ring oscillators. IEEE Trans. Circ. Syst. II (2010)."},{"key":"e_1_2_1_46_1","volume-title":"Energy-efficient side-channel attack countermeasure with awareness and hybrid configuration based on it","author":"\u00a0al X. Li","year":"2017","unstructured":"X. Li et \u00a0al . 2017. Energy-efficient side-channel attack countermeasure with awareness and hybrid configuration based on it . IEEE Trans. VLSI Syst . ( 2017 ). X. Li et\u00a0al. 2017. Energy-efficient side-channel attack countermeasure with awareness and hybrid configuration based on it. IEEE Trans. VLSI Syst. (2017)."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the 2017 IEEE 35th VLSI Test Symposium (VTS\u201917)","author":"Zhang Dongrong","unstructured":"Dongrong Zhang , Miao He , Xiaoxiao Wang , and M. Tehranipoor . 2017. Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain . In Proceedings of the 2017 IEEE 35th VLSI Test Symposium (VTS\u201917) . 1--6. Dongrong Zhang, Miao He, Xiaoxiao Wang, and M. Tehranipoor. 2017. Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain. In Proceedings of the 2017 IEEE 35th VLSI Test Symposium (VTS\u201917). 1--6."},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772817"},{"key":"e_1_2_1_50_1","first-page":"12","article-title":"FinFET-a self-aligned double-gate MOSFET scalable to 20 nm","volume":"47","author":"\u00a0al D. Hisamoto","year":"2000","unstructured":"D. Hisamoto et \u00a0al . 2000 . FinFET-a self-aligned double-gate MOSFET scalable to 20 nm . IEEE Trans. Electr. Devices 47 , 12 (December 2000), 2320--2325. DOI:http:\/\/dx.doi.org\/10.1109\/16.887014 D. Hisamoto et\u00a0al. 2000. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans. Electr. Devices 47, 12 (December 2000), 2320--2325. DOI:http:\/\/dx.doi.org\/10.1109\/16.887014","journal-title":"IEEE Trans. Electr. Devices"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2238238"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.120"},{"key":"e_1_2_1_53_1","doi-asserted-by":"crossref","unstructured":"H. Dery P. Dalal L. Cywinski and L. J. Sham. 2007. Spin-based logic in semiconductors for reconfigurable large-scale circuits. Nature (2007).  H. Dery P. Dalal L. Cywinski and L. J. Sham. 2007. Spin-based logic in semiconductors for reconfigurable large-scale circuits. Nature (2007).","DOI":"10.1038\/nature05833"},{"key":"e_1_2_1_54_1","doi-asserted-by":"crossref","unstructured":"B. Behin-Aein D. Datta S. Salahuddin and S. Datta. 2010. Proposal for an all-spin logic device with built-in memory. Nature 5 (2010).  B. Behin-Aein D. Datta S. Salahuddin and S. Datta. 2010. Proposal for an all-spin logic device with built-in memory. Nature 5 (2010).","DOI":"10.1038\/nnano.2010.31"},{"key":"e_1_2_1_55_1","volume-title":"Proceedings of the 2011 IEEE\/ACM International Symposium on Nanoscale Architectures.","author":"\u00a0al C. Augustine","year":"2011","unstructured":"C. Augustine et \u00a0al . 2011 . Low-power functionality enhanced computation architecture using spin-based devices . In Proceedings of the 2011 IEEE\/ACM International Symposium on Nanoscale Architectures. C. Augustine et\u00a0al. 2011. Low-power functionality enhanced computation architecture using spin-based devices. In Proceedings of the 2011 IEEE\/ACM International Symposium on Nanoscale Architectures."},{"key":"e_1_2_1_56_1","volume-title":"Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS\u201913)","author":"Contreras G. K.","unstructured":"G. K. Contreras , M. T. Rahman , and M. Tehranipoor . 2013. Secure split-test for preventing IC piracy by untrusted foundry and assembly . In Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS\u201913) . G. K. Contreras, M. T. Rahman, and M. Tehranipoor. 2013. Secure split-test for preventing IC piracy by untrusted foundry and assembly. In Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS\u201913)."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1038\/srep10571"},{"key":"e_1_2_1_58_1","volume-title":"Exploring spin-transfer-torque devices for logic applications","author":"\u00a0al Z. Pajouhi","year":"2015","unstructured":"Z. Pajouhi et \u00a0al . 2015. Exploring spin-transfer-torque devices for logic applications . IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst . ( 2015 ). Z. Pajouhi et\u00a0al. 2015. Exploring spin-transfer-torque devices for logic applications. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. (2015)."},{"key":"e_1_2_1_59_1","doi-asserted-by":"crossref","unstructured":"M. El Massad S. Garg and M. Tripunitara. 2019. The SAT attack on IC camouflaging: Impact and potential countermeasures. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. (2019) 1--1. DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2019.2926478  M. El Massad S. Garg and M. Tripunitara. 2019. The SAT attack on IC camouflaging: Impact and potential countermeasures. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. (2019) 1--1. DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2019.2926478","DOI":"10.1109\/TCAD.2019.2926478"},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of the International Symposium on Quality Electronic Design (ISQED\u201913)","author":"Sharad M.","unstructured":"M. Sharad , K. Yogendra , Kon-Woo Kwon , and K. Roy . 2013. Design of ultra high density and low power computational blocks using nano-magnets . In Proceedings of the International Symposium on Quality Electronic Design (ISQED\u201913) . M. Sharad, K. Yogendra, Kon-Woo Kwon, and K. Roy. 2013. Design of ultra high density and low power computational blocks using nano-magnets. In Proceedings of the International Symposium on Quality Electronic Design (ISQED\u201913)."},{"key":"e_1_2_1_61_1","volume-title":"Proceedings of the IEEE Proceedings on EC.","author":"\u00a0al J. M.","year":"1994","unstructured":"J. M. Renders et \u00a0al . 1994 . Hybridizing genetic algorithms with hill-climbing methods for global optimization: Two possible ways . In Proceedings of the IEEE Proceedings on EC. J. M. Renders et\u00a0al. 1994. Hybridizing genetic algorithms with hill-climbing methods for global optimization: Two possible ways. In Proceedings of the IEEE Proceedings on EC."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1085017"},{"key":"e_1_2_1_63_1","volume-title":"Heys","author":"Tavares Stafford E.","year":"1995","unstructured":"Stafford E. Tavares and Howard M . Heys . 1995 . Avalanche characteristics of substitution-permutation encryption networks. IEEE Trans. Comput . (1995). Stafford E. Tavares and Howard M. Heys. 1995. Avalanche characteristics of substitution-permutation encryption networks. IEEE Trans. Comput. (1995)."},{"key":"e_1_2_1_64_1","unstructured":"The ISCAS-85 Benchmark Circuits. Retrieved from http:\/\/www.pld.ttu.ee\/ maksim\/benchmarks\/iscas85\/.  The ISCAS-85 Benchmark Circuits. Retrieved from http:\/\/www.pld.ttu.ee\/ maksim\/benchmarks\/iscas85\/."},{"key":"e_1_2_1_65_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems 1989","volume":"3","author":"Brglez F.","year":"1929","unstructured":"F. Brglez , D. Bryan , and K. Kozminski . 1989. Combinational profiles of sequential benchmark circuits . In Proceedings of the IEEE International Symposium on Circuits and Systems 1989 , Vol. 3 . 1929 --1934. DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS.1989.100747 F. Brglez, D. Bryan, and K. Kozminski. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of the IEEE International Symposium on Circuits and Systems 1989, Vol. 3. 1929--1934. DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS.1989.100747"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"e_1_2_1_67_1","volume-title":"Sapatnekar","author":"Mankalale Meghna G.","year":"2016","unstructured":"Meghna G. Mankalale and Sachin S . Sapatnekar . 2016 . Optimized standard cells for all-spin logic. J. Emerg. Technol. Comput. Syst . (2016). Meghna G. Mankalale and Sachin S. Sapatnekar. 2016. Optimized standard cells for all-spin logic. J. Emerg. Technol. Comput. Syst. (2016)."},{"key":"e_1_2_1_68_1","volume-title":"Proceedings of the 2nd International Conference on Digital Information Processing and Communications (ICDIPC\u201912)","author":"Tian Q.","unstructured":"Q. Tian and S. A. Huss . 2012. Power amount analysis: Another way to understand power traces in side channel attacks . In Proceedings of the 2nd International Conference on Digital Information Processing and Communications (ICDIPC\u201912) . Q. Tian and S. A. Huss. 2012. Power amount analysis: Another way to understand power traces in side channel attacks. In Proceedings of the 2nd International Conference on Digital Information Processing and Communications (ICDIPC\u201912)."},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715163"},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"e_1_2_1_72_1","volume-title":"Proceedings of the Symposium on VLSI Circuits Digest of Technical Papers.","author":"\u00a0al S. Mathew","year":"2014","unstructured":"S. Mathew et \u00a0al . 2014 . 340mV--1.1V, 289Gbps\/W, 2090-gate NanoAES hardware accelerator with area-optimized encrypt\/decrypt GF(24)2 polynomials in 22nm tri-gate CMOS . In Proceedings of the Symposium on VLSI Circuits Digest of Technical Papers. S. Mathew et\u00a0al. 2014. 340mV--1.1V, 289Gbps\/W, 2090-gate NanoAES hardware accelerator with area-optimized encrypt\/decrypt GF(24)2 polynomials in 22nm tri-gate CMOS. In Proceedings of the Symposium on VLSI Circuits Digest of Technical Papers."},{"key":"e_1_2_1_73_1","volume-title":"Efficient CMOL gate designs for cryptography applications","author":"\u00a0al Z. Abid","year":"2009","unstructured":"Z. Abid et \u00a0al . 2009. Efficient CMOL gate designs for cryptography applications . IEEE Trans. Nanotechnol . ( 2009 ). Z. Abid et\u00a0al. 2009. Efficient CMOL gate designs for cryptography applications. IEEE Trans. Nanotechnol. (2009)."},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2523124"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.35"},{"key":"e_1_2_1_76_1","volume-title":"Proceedings of the 2015 Design, Automation Test in Europe Conference Exhibition (DATE\u201915)","author":"Zhang Y.","unstructured":"Y. Zhang , B. Yan , W. Wu , H. Li , and Y. Chen . 2015. Giant spin hall effect (GSHE) logic design for low power application . In Proceedings of the 2015 Design, Automation Test in Europe Conference Exhibition (DATE\u201915) . 1000--1005. Y. Zhang, B. Yan, W. Wu, H. Li, and Y. Chen. 2015. Giant spin hall effect (GSHE) logic design for low power application. In Proceedings of the 2015 Design, Automation Test in Europe Conference Exhibition (DATE\u201915). 1000--1005."},{"key":"e_1_2_1_77_1","volume-title":"Proceedings of the 2018 Design, Automation Test in Europe Conference Exhibition (DATE\u201977)","author":"Patnaik S.","unstructured":"S. Patnaik , N. Rangarajan , J. Knechtel , O. Sinanoglu , and S. Rakheja . 2018. Advancing hardware security using polymorphic and stochastic spin-hall effect devices . In Proceedings of the 2018 Design, Automation Test in Europe Conference Exhibition (DATE\u201977) . S. Patnaik, N. Rangarajan, J. Knechtel, O. Sinanoglu, and S. Rakheja. 2018. Advancing hardware security using polymorphic and stochastic spin-hall effect devices. In Proceedings of the 2018 Design, Automation Test in Europe Conference Exhibition (DATE\u201977)."},{"key":"e_1_2_1_78_1","doi-asserted-by":"crossref","unstructured":"S. Patnaik N. Rangarajan J. Knechtel O. Sinanoglu and S. Rakheja. 2019. Spin-orbit torque devices for hardware security: From deterministic to probabilistic regime. IEEE Trans. Comput.-Aid. Design Integr. Circ. Syst. (2019).  S. Patnaik N. Rangarajan J. Knechtel O. Sinanoglu and S. Rakheja. 2019. Spin-orbit torque devices for hardware security: From deterministic to probabilistic regime. IEEE Trans. Comput.-Aid. Design Integr. Circ. Syst. (2019).","DOI":"10.1109\/TCAD.2019.2917856"},{"key":"e_1_2_1_79_1","volume-title":"Proceedings of the 2018 on Great Lakes Symposium on VLSI (GLSVLSI\u201918)","author":"Roohi Arman","unstructured":"Arman Roohi , Ramtin Zand , and Ronald F . DeMara. 2018. Logic-encrypted synthesis for energy-harvesting-powered spintronic-embedded datapath design . In Proceedings of the 2018 on Great Lakes Symposium on VLSI (GLSVLSI\u201918) . Arman Roohi, Ramtin Zand, and Ronald F. DeMara. 2018. Logic-encrypted synthesis for energy-harvesting-powered spintronic-embedded datapath design. In Proceedings of the 2018 on Great Lakes Symposium on VLSI (GLSVLSI\u201918)."},{"key":"e_1_2_1_80_1","first-page":"4","article-title":"Majority-based spin-CMOS primitives for approximate computing","volume":"17","author":"Angizi S.","year":"2018","unstructured":"S. Angizi , H. Jiang , R. F. DeMara , J. Han , and D. Fan . 2018 . Majority-based spin-CMOS primitives for approximate computing . IEEE Trans. Nanotechnol. 17 , 4 (July 2018), 795--806. DOI:http:\/\/dx.doi.org\/10.1109\/TNANO.2018.2836918 S. Angizi, H. Jiang, R. F. DeMara, J. Han, and D. Fan. 2018. Majority-based spin-CMOS primitives for approximate computing. IEEE Trans. Nanotechnol. 17, 4 (July 2018), 795--806. DOI:http:\/\/dx.doi.org\/10.1109\/TNANO.2018.2836918","journal-title":"IEEE Trans. Nanotechnol."},{"key":"e_1_2_1_81_1","volume-title":"MRIMA: An MRAM-based in-memory accelerator","author":"Angizi S.","year":"2019","unstructured":"S. Angizi , Z. He , A. Awad , and D. Fan . 2019 . MRIMA: An MRAM-based in-memory accelerator . IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst . (2019), 1--1. DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2019.2907886 S. Angizi, Z. He, A. Awad, and D. Fan. 2019. MRIMA: An MRAM-based in-memory accelerator. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. (2019), 1--1. DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2019.2907886"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2016p0327"},{"key":"e_1_2_1_83_1","volume-title":"Physical attacks and countermeasures. Hardware Security: A Hands-On Learning Approach","author":"Bhunia Swarup","unstructured":"Swarup Bhunia and Mark Tehranipoo . 2019. Physical attacks and countermeasures. Hardware Security: A Hands-On Learning Approach . Elsevier , Amsterdam , 246--282. Swarup Bhunia and Mark Tehranipoo. 2019. Physical attacks and countermeasures. Hardware Security: A Hands-On Learning Approach.Elsevier, Amsterdam, 246--282."},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.5555\/645510.657068"},{"key":"e_1_2_1_85_1","volume-title":"Introduction to Differential Power Analysis and Related Attacks","author":"Paul Kocher Joshua Jaffe","year":"1998","unstructured":"Joshua Jaffe Paul Kocher and Benjamin Jun . 1998. Introduction to Differential Power Analysis and Related Attacks , 1998 . Retrieved from http:\/\/www.cryptography.com\/dpa\/technical. Joshua Jaffe Paul Kocher and Benjamin Jun. 1998. Introduction to Differential Power Analysis and Related Attacks, 1998. Retrieved from http:\/\/www.cryptography.com\/dpa\/technical."},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134039"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0052259"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2174984"},{"key":"e_1_2_1_89_1","volume-title":"DFA on AES","author":"Giraud Christophe","unstructured":"Christophe Giraud . 2005. DFA on AES . In Advanced Encryption Standard\u2014AES, Hans Dobbertin, Vincent Rijmen, and Aleksandra Sowa (Eds.). Springer , Berlin , 27--41. Christophe Giraud. 2005. DFA on AES. In Advanced Encryption Standard\u2014AES, Hans Dobbertin, Vincent Rijmen, and Aleksandra Sowa (Eds.). Springer, Berlin, 27--41."},{"key":"e_1_2_1_90_1","volume-title":"Fault Attacks on AES and Their Countermeasures","author":"Ali Subidh","unstructured":"Subidh Ali , Xiaofei Guo , Ramesh Karri , and Debdeep Mukhopadhyay . 2016. Fault Attacks on AES and Their Countermeasures . Springer International Publishing , Cham , 163--208. DOI:http:\/\/dx.doi.org\/10.1007\/978-3-319-14971-4_5 Subidh Ali, Xiaofei Guo, Ramesh Karri, and Debdeep Mukhopadhyay. 2016. Fault Attacks on AES and Their Countermeasures. Springer International Publishing, Cham, 163--208. DOI:http:\/\/dx.doi.org\/10.1007\/978-3-319-14971-4_5"},{"key":"e_1_2_1_91_1","volume-title":"et\u00a0al","author":"Manipatruni","year":"2019","unstructured":"Manipatruni S. et\u00a0al . 2019 . Scalable energy-efficient magnetoelectric spin--orbit logic. Nature 565, 7737 (2019), 35--42. Manipatruni S. et\u00a0al. 2019. Scalable energy-efficient magnetoelectric spin--orbit logic. Nature 565, 7737 (2019), 35--42."},{"key":"e_1_2_1_92_1","doi-asserted-by":"crossref","unstructured":"Nikonov D. E. Manipatruni S. and Young I. A. 2018. Beyond CMOS computing with spin and polarization. Nature Phys. 14 (2018).  Nikonov D. E. Manipatruni S. and Young I. A. 2018. Beyond CMOS computing with spin and polarization. Nature Phys. 14 (2018).","DOI":"10.1038\/s41567-018-0101-4"},{"key":"e_1_2_1_93_1","volume-title":"Young","author":"Manipatruni Sasikanth","year":"2015","unstructured":"Sasikanth Manipatruni , Dmitri E. Nikonov , Ramamoorthy Ramesh , Huichu Li , and Ian A . Young . 2015 . Spin-Orbit Logic with Magnetoelectric Nodes : A Scalable Charge Mediated Nonvolatile Spintronic Logic. arxiv:1512.05428. Retrieved from https:\/\/arxiv.org\/abs\/1512.05428. Sasikanth Manipatruni, Dmitri E. Nikonov, Ramamoorthy Ramesh, Huichu Li, and Ian A. Young. 2015. Spin-Orbit Logic with Magnetoelectric Nodes: A Scalable Charge Mediated Nonvolatile Spintronic Logic. arxiv:1512.05428. Retrieved from https:\/\/arxiv.org\/abs\/1512.05428."},{"key":"e_1_2_1_94_1","volume-title":"Young","author":"Manipatruni Sasikanth","year":"2017","unstructured":"Sasikanth Manipatruni , Dmitri E. Nikonov , Huichu Liu , and Ian A . Young . 2017 . Response to Comment on \u2018Spin-Orbit Logic with Magnetoelectric Nodes : A Scalable Charge Mediated Nonvolatile Spintronic Logic.\u2019 arXiv:1607.06690. Retrieved from https:\/\/arxiv.org\/abs\/1607.06690. Sasikanth Manipatruni, Dmitri E. Nikonov, Huichu Liu, and Ian A. Young. 2017. Response to Comment on \u2018Spin-Orbit Logic with Magnetoelectric Nodes: A Scalable Charge Mediated Nonvolatile Spintronic Logic.\u2019 arXiv:1607.06690. Retrieved from https:\/\/arxiv.org\/abs\/1607.06690."},{"key":"e_1_2_1_95_1","article-title":"Performance characterization and majority gate design for MESO-based circuits","volume":"4","author":"Liang Z.","year":"2018","unstructured":"Z. Liang , M. G. Mankalale , J. Hu , Z. Zhao , J. Wang , and S. S. Sapatnekar . 2018 . Performance characterization and majority gate design for MESO-based circuits . IEEE J. Expl. Solid-State Comput. Devices Circ. 4 , 2 (2018). Z. Liang, M. G. Mankalale, J. Hu, Z. Zhao, J. Wang, and S. S. Sapatnekar. 2018. Performance characterization and majority gate design for MESO-based circuits. IEEE J. Expl. Solid-State Comput. Devices Circ. 4, 2 (2018).","journal-title":"IEEE J. Expl. Solid-State Comput. Devices Circ."},{"key":"e_1_2_1_96_1","volume-title":"Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914)","author":"Amar\u00fa L.","unstructured":"L. Amar\u00fa , P. Gaillardon , and G. De Micheli . 2014. Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization . In Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914) . 1--6. L. Amar\u00fa, P. Gaillardon, and G. De Micheli. 2014. Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization. In Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914). 1--6."},{"key":"e_1_2_1_97_1","volume-title":"Proceedings of the 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201915)","author":"Amar\u00fa L.","unstructured":"L. Amar\u00fa , P. Gaillardon , and G. De Micheli . 2015. Boolean logic optimization in majority-inverter graphs . In Proceedings of the 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201915) . 1--6. L. Amar\u00fa, P. Gaillardon, and G. De Micheli. 2015. Boolean logic optimization in majority-inverter graphs. In Proceedings of the 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201915). 1--6."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3429982","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3429982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:46Z","timestamp":1750195906000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3429982"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,6]]},"references-count":96,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,4,30]]}},"alternative-id":["10.1145\/3429982"],"URL":"https:\/\/doi.org\/10.1145\/3429982","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,6]]},"assertion":[{"value":"2020-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-01-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}