{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:20:44Z","timestamp":1761582044486,"version":"3.41.0"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2021,1,11]],"date-time":"2021-01-11T00:00:00Z","timestamp":1610323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2021,3,31]]},"abstract":"<jats:p>Approximate circuit design has gained significance in recent years targeting error-tolerant applications. In the literature, there have been several attempts at optimizing the number of approximate bits of each approximate adder in a system for a given accuracy constraint. For computational efficiency, the error models used in these routines are simple expressions obtained using regression or by assuming inputs or the error is uniformly distributed. In this article, we first demonstrate that for many approximate adders, these assumptions lead to an inaccurate prediction of error statistics for multi-level circuits. We show that mean error and mean square error can be computed accurately if static probabilities of adders at all stages are taken into account. Therefore, in a system with a certain type of approximate adder, any optimization framework needs to take into account not just the functionality of the adder but also its position in the circuit, functionality of its parents, and the number of approximate bits in the parent blocks. We propose a method to derive parameterized error models for various types of approximate adders. We incorporate these models within an optimization framework and demonstrate that the noise power is computed accurately.<\/jats:p>","DOI":"10.1145\/3430509","type":"journal-article","created":{"date-parts":[[2021,1,12]],"date-time":"2021-01-12T06:34:09Z","timestamp":1610433249000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Optimization of Signal Processing Applications Using Parameterized Error Models for Approximate Adders"],"prefix":"10.1145","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7272-2112","authenticated-orcid":false,"given":"Celia","family":"Dharmaraj","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Madras, India"}]},{"given":"Vinita","family":"Vasudevan","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Madras, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9258-7317","authenticated-orcid":false,"given":"Nitin","family":"Chandrachoodan","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Madras, India"}]}],"member":"320","published-online":{"date-parts":[[2021,1,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2803081"},{"key":"e_1_2_1_2_1","article-title":"Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications","author":"Mahdiani H. R.","year":"2010","unstructured":"H. R. Mahdiani , A. Ahmadi , S. M. Fakhraie , and C. Lucas . 2010 . Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications . IEEE Trans. Circ. Syst. I 57, 4 (4 2010). H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas. 2010. Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circ. Syst. I 57, 4 (4 2010).","journal-title":"IEEE Trans. Circ. Syst."},{"key":"e_1_2_1_3_1","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"Zhu N.","year":"2010","unstructured":"N. Zhu , W. L. Goh , W. Zhang , K. S. Yeo , and Z. H. Kong . 2010 . Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing . IEEE Trans. VLSI 18 , 8 (2010). N. Zhu, W. L. Goh, W. Zhang, K. S. Yeo, and Z. H. Kong. 2010. Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. VLSI 18, 8 (2010).","journal-title":"IEEE Trans. VLSI"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"e_1_2_1_5_1","article-title":"Low-power digital signal processing using approximate adders","volume":"32","author":"Gupta V.","year":"2013","unstructured":"V. Gupta , D. Mohapatra , A. Raghunathan , and K. Roy . 2013 . Low-power digital signal processing using approximate adders . IEEE Trans. Comp.-Aid. Des. Integr. Circ. Syst. 32 , 1 (1 2013). V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy. 2013. Low-power digital signal processing using approximate adders. IEEE Trans. Comp.-Aid. Des. Integr. Circ. Syst. 32, 1 (1 2013).","journal-title":"IEEE Trans. Comp.-Aid. Des. Integr. Circ. Syst."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201915)","author":"Yang Z.","year":"2015","unstructured":"Z. Yang , J. Han , and F. Lombardi . 2015. Transmission gate-based approximate adders for inexact computing . In Proceedings of the IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201915) . DOI:http:\/\/dx.doi.org\/10.1109\/NANOARCH. 2015 .7180603 10.1109\/NANOARCH.2015.7180603 Z. Yang, J. Han, and F. Lombardi. 2015. Transmission gate-based approximate adders for inexact computing. In Proceedings of the IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201915). DOI:http:\/\/dx.doi.org\/10.1109\/NANOARCH.2015.7180603"},{"volume-title":"Proceedings of the Conference of Design, Automation and Test in Europe (DATE\u201916)","author":"Almurib H. A. F.","key":"e_1_2_1_7_1","unstructured":"H. A. F. Almurib , T. N. Kumar , and F. Lombardi . 2016. Inexact designs for approximate low power addition by cell replacement . In Proceedings of the Conference of Design, Automation and Test in Europe (DATE\u201916) . H. A. F. Almurib, T. N. Kumar, and F. Lombardi. 2016. Inexact designs for approximate low power addition by cell replacement. In Proceedings of the Conference of Design, Automation and Test in Europe (DATE\u201916)."},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the Conference of Design Automation and Test in Europe. DOI:http:\/\/dx.doi.org\/10","author":"Celia D.","year":"2018","unstructured":"D. Celia , V. Vasudevan , and N. Chandrachoodan . 2018. Optimizing power-accuracy trade-off in approximate adders . In Proceedings of the Conference of Design Automation and Test in Europe. DOI:http:\/\/dx.doi.org\/10 .23919\/DATE. 2018 .8342248 10.23919\/DATE.2018.8342248 D. Celia, V. Vasudevan, and N. Chandrachoodan. 2018. Optimizing power-accuracy trade-off in approximate adders. In Proceedings of the Conference of Design Automation and Test in Europe. DOI:http:\/\/dx.doi.org\/10.23919\/DATE.2018.8342248"},{"volume-title":"Proceedings of the International Symposium on Quality Electronic Design (ISQED\u201916)","author":"Lee S.","key":"e_1_2_1_9_1","unstructured":"S. Lee , D. Lee , K. Han , E. Shriver , L. K. John , and A. Gerstlauer . 2016. Statistical quality modeling of approximate hardware . In Proceedings of the International Symposium on Quality Electronic Design (ISQED\u201916) . 163--168. S. Lee, D. Lee, K. Han, E. Shriver, L. K. John, and A. Gerstlauer. 2016. Statistical quality modeling of approximate hardware. In Proceedings of the International Symposium on Quality Electronic Design (ISQED\u201916). 163--168."},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC\u201911)","author":"Huang J.","key":"e_1_2_1_10_1","unstructured":"J. Huang and J. Lach . 2011. Exploring the fidelity-efficiency design space using imprecise arithmetic . In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC\u201911) . 579--584. J. Huang and J. Lach. 2011. Exploring the fidelity-efficiency design space using imprecise arithmetic. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC\u201911). 579--584."},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD\u201913)","author":"Chan W. J.","key":"e_1_2_1_11_1","unstructured":"W. J. Chan , A. B. Kahng , S. Kang , R. Kumar , and J. Sartori . 2013. Statistical analysis and modeling for error composition in approximate computation circuits . In Proceedings of the IEEE International Conference on Computer Design (ICCD\u201913) . 47--53. W. J. Chan, A. B. Kahng, S. Kang, R. Kumar, and J. Sartori. 2013. Statistical analysis and modeling for error composition in approximate computation circuits. In Proceedings of the IEEE International Conference on Computer Design (ICCD\u201913). 47--53."},{"volume-title":"Proceedings of the Design Automation Conference (DAC\u201912)","author":"Huang J.","key":"e_1_2_1_12_1","unstructured":"J. Huang , J. Lach , and G. Robins . 2012. A methodology for energy-quality tradeoff using imprecise hardware . In Proceedings of the Design Automation Conference (DAC\u201912) . 504--509. J. Huang, J. Lach, and G. Robins. 2012. A methodology for energy-quality tradeoff using imprecise hardware. In Proceedings of the Design Automation Conference (DAC\u201912). 504--509."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"volume-title":"Proceedings of the Design Automation Conference (DAC\u201916)","author":"Snigdha F. S.","key":"e_1_2_1_15_1","unstructured":"F. S. Snigdha , D. Sengupta , J. Hu , and S. S. Sapatnekar . 2016. Optimal design of JPEG hardware under the approximate computing paradigm . In Proceedings of the Design Automation Conference (DAC\u201916) . DOI:http:\/\/dx.doi.org\/10.1145\/2897937.2898057 10.1145\/2897937.2898057 F. S. Snigdha, D. Sengupta, J. Hu, and S. S. Sapatnekar. 2016. Optimal design of JPEG hardware under the approximate computing paradigm. In Proceedings of the Design Automation Conference (DAC\u201916). DOI:http:\/\/dx.doi.org\/10.1145\/2897937.2898057"},{"volume-title":"Proceedings of the Design Automation Conference (DAC\u201916)","author":"Sengupta D.","key":"e_1_2_1_16_1","unstructured":"D. Sengupta , F. S. Snigdha , Jiang Hu , and S. S. Sapatnekar . 2017. SABER: Selection of approximate bits for the design of error tolerant circuits . In Proceedings of the Design Automation Conference (DAC\u201916) . DOI:http:\/\/dx.doi.org\/10.1145\/3061639.3062314 10.1145\/3061639.3062314 D. Sengupta, F. S. Snigdha, Jiang Hu, and S. S. Sapatnekar. 2017. SABER: Selection of approximate bits for the design of error tolerant circuits. In Proceedings of the Design Automation Conference (DAC\u201916). DOI:http:\/\/dx.doi.org\/10.1145\/3061639.3062314"},{"key":"e_1_2_1_17_1","first-page":"1","article-title":"A theoretical framework for quality estimation and optimization of DSP applications using low-power approximate adders","volume":"66","author":"Pashaeifar M.","year":"2019","unstructured":"M. Pashaeifar , M. Kamal , A. Afzali-Kusha , and M. Pedram . 2019 . A theoretical framework for quality estimation and optimization of DSP applications using low-power approximate adders . IEEE Trans. Circ. Syst. I: Regul. Pap. 66 , 1 (January 2019). DOI:http:\/\/dx.doi.org\/10.1109\/TCSI.2018.2856757 10.1109\/TCSI.2018.2856757 M. Pashaeifar, M. Kamal, A. Afzali-Kusha, and M. Pedram. 2019. A theoretical framework for quality estimation and optimization of DSP applications using low-power approximate adders. IEEE Trans. Circ. Syst. I: Regul. Pap. 66, 1 (January 2019). DOI:http:\/\/dx.doi.org\/10.1109\/TCSI.2018.2856757","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the Conference of Design Automation and Test in Europe (DATE\u201917)","author":"Vasicek Z.","year":"2017","unstructured":"Z. Vasicek , V. Mrazek , and L. S. Brno . 2017. Towards low power approximate DCT architecture for HEVC standard . In Proceedings of the Conference of Design Automation and Test in Europe (DATE\u201917) . DOI:http:\/\/dx.doi.org\/10.23919\/DATE. 2017 .7927241 10.23919\/DATE.2017.7927241 Z. Vasicek, V. Mrazek, and L. S. Brno. 2017. Towards low power approximate DCT architecture for HEVC standard. In Proceedings of the Conference of Design Automation and Test in Europe (DATE\u201917). DOI:http:\/\/dx.doi.org\/10.23919\/DATE.2017.7927241"},{"key":"e_1_2_1_19_1","article-title":"An optimum inexact design for an energy efficient hearing aid","volume":"15","author":"Kadiyala Sai","year":"2019","unstructured":"Sai Kadiyala , Aritra Sen , Shubham Mahajan , Quingyun Wang , Avinash Lingamaneni , James German , Hong Xu , Krishna Palem , and Arindam Basu . 2019 . An optimum inexact design for an energy efficient hearing aid . J. Low Power Electr. 15 , 2 (06 2019), 129--143. DOI:http:\/\/dx.doi.org\/10.1166\/jolpe.2019.1610 10.1166\/jolpe.2019.1610 Sai Kadiyala, Aritra Sen, Shubham Mahajan, Quingyun Wang, Avinash Lingamaneni, James German, Hong Xu, Krishna Palem, and Arindam Basu. 2019. An optimum inexact design for an energy efficient hearing aid. J. Low Power Electr. 15, 2 (06 2019), 129--143. DOI:http:\/\/dx.doi.org\/10.1166\/jolpe.2019.1610","journal-title":"J. Low Power Electr."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS\u201918)","author":"Celia D.","year":"2018","unstructured":"D. Celia , V. Vasudevan , and N. Chandrachoodan . 2018. Probabilistic error modeling for two-part segmented approximate adders . In Proceedings of the International Symposium on Circuits and Systems (ISCAS\u201918) . DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS. 2018 .8351273 10.1109\/ISCAS.2018.8351273 D. Celia, V. Vasudevan, and N. Chandrachoodan. 2018. Probabilistic error modeling for two-part segmented approximate adders. In Proceedings of the International Symposium on Circuits and Systems (ISCAS\u201918). DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS.2018.8351273"},{"key":"e_1_2_1_21_1","first-page":"3","article-title":"Probabilistic error modeling for approximate adders","volume":"66","author":"Mazahir S.","year":"2017","unstructured":"S. Mazahir , O. Hasan , R. Hafiz , M. Shafique , and J. Henkel . 2017 . Probabilistic error modeling for approximate adders . IEEE Trans. Comput. 66 , 3 (March 2017). DOI:http:\/\/dx.doi.org\/10.1109\/TC.2016.2605382 10.1109\/TC.2016.2605382 S. Mazahir, O. Hasan, R. Hafiz, M. Shafique, and J. Henkel. 2017. Probabilistic error modeling for approximate adders. IEEE Trans. Comput. 66, 3 (March 2017). DOI:http:\/\/dx.doi.org\/10.1109\/TC.2016.2605382","journal-title":"IEEE Trans. Comput."},{"volume-title":"Proceedings of the Design Automation Conference (DAC\u201912)","author":"Andrew","key":"e_1_2_1_22_1","unstructured":"Andrew B. Kahng and Seokhyeong Kang. 2012. Accuracy-configurable adder for approximate arithmetic designs . In Proceedings of the Design Automation Conference (DAC\u201912) . Andrew B. Kahng and Seokhyeong Kang. 2012. Accuracy-configurable adder for approximate arithmetic designs. In Proceedings of the Design Automation Conference (DAC\u201912)."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference (DATE\u201918)","author":"Castro-God\u00ednez J.","year":"2018","unstructured":"J. Castro-God\u00ednez , S. Esser , M. Shafique , S. Pagani , and J. Henkel . 2018. Compiler-driven error analysis for designing approximate accelerators . In Proceedings of the Design, Automation Test in Europe Conference (DATE\u201918) . DOI:http:\/\/dx.doi.org\/10.23919\/DATE. 2018 .8342163 10.23919\/DATE.2018.8342163 J. Castro-God\u00ednez, S. Esser, M. Shafique, S. Pagani, and J. Henkel. 2018. Compiler-driven error analysis for designing approximate accelerators. In Proceedings of the Design, Automation Test in Europe Conference (DATE\u201918). DOI:http:\/\/dx.doi.org\/10.23919\/DATE.2018.8342163"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2803626"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2317180"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201916)","author":"Chandrasekharan A.","key":"e_1_2_1_28_1","unstructured":"A. Chandrasekharan , M. Soeken , D. Gro\u00dfe , and R. Drechsler . 2016. Approximation-aware rewriting of AIGs for error tolerant applications . In Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201916) . A. Chandrasekharan, M. Soeken, D. Gro\u00dfe, and R. Drechsler. 2016. Approximation-aware rewriting of AIGs for error tolerant applications. In Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201916)."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561838"},{"volume-title":"Proceedings of the Design Automation Conference (DAC\u201917)","author":"Ayub M. K.","key":"e_1_2_1_30_1","unstructured":"M. K. Ayub , O. Hasan , and M. Shafique . 2017. Statistical error analysis for low power approximate adders . In Proceedings of the Design Automation Conference (DAC\u201917) . DOI:http:\/\/dx.doi.org\/10.1145\/3061639.3062319 10.1145\/3061639.3062319 M. K. Ayub, O. Hasan, and M. Shafique. 2017. Statistical error analysis for low power approximate adders. In Proceedings of the Design Automation Conference (DAC\u201917). DOI:http:\/\/dx.doi.org\/10.1145\/3061639.3062319"},{"volume-title":"Proceedings of the Design Automation Conference (DAC\u201920)","author":"Hanif O. Hasan M. A.","key":"e_1_2_1_31_1","unstructured":"O. Hasan M. A. Hanif , R. Hafiz and M. Shafique . 2020. PEMACx: A probabilistic error analysis methodology for adders with cascaded approximate units . In Proceedings of the Design Automation Conference (DAC\u201920) . Article 86. DOI:http:\/\/dx.doi.org\/10.1145\/2744769.2744778 10.1145\/2744769.2744778 O. Hasan M. A. Hanif, R. Hafiz and M. Shafique. 2020. PEMACx: A probabilistic error analysis methodology for adders with cascaded approximate units. In Proceedings of the Design Automation Conference (DAC\u201920). Article 86. DOI:http:\/\/dx.doi.org\/10.1145\/2744769.2744778"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201914)","author":"Li L.","year":"2014","unstructured":"L. Li and H. Zhou . 2014. On error modeling and analysis of approximate adders . In Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201914) . DOI:http:\/\/dx.doi.org\/10.1109\/ICCAD. 2014 .7001399 10.1109\/ICCAD.2014.7001399 L. Li and H. Zhou. 2014. On error modeling and analysis of approximate adders. In Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201914). DOI:http:\/\/dx.doi.org\/10.1109\/ICCAD.2014.7001399"},{"key":"e_1_2_1_33_1","first-page":"1","article-title":"Formal probabilistic analysis of low latency approximate adders","volume":"38","author":"Qureshi A.","year":"2019","unstructured":"A. Qureshi and O. Hasan . 2019 . Formal probabilistic analysis of low latency approximate adders . IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 38 , 1 (January 2019). DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2018.2803622 10.1109\/TCAD.2018.2803622 A. Qureshi and O. Hasan. 2019. Formal probabilistic analysis of low latency approximate adders. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 38, 1 (January 2019). DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2018.2803622","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1977.1162977"},{"key":"e_1_2_1_35_1","first-page":"9","article-title":"New metrics for the reliability of approximate and probabilistic adders","volume":"62","author":"Liang J.","year":"2013","unstructured":"J. Liang , J. Han , and F. Lombardi . 2013 . New metrics for the reliability of approximate and probabilistic adders . IEEE Trans. Comput. 62 , 9 (September 2013). J. Liang, J. Han, and F. Lombardi. 2013. New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Comput. 62, 9 (September 2013).","journal-title":"IEEE Trans. Comput."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"e_1_2_1_37_1","article-title":"On the effect of approximate-computing in motion estimation","volume":"15","author":"Paltrinieri Alberto","year":"2019","unstructured":"Alberto Paltrinieri , Riccardo Peloso , Guido Masera , Muhammad Shafique , and Maurizio Martina . 2019 . On the effect of approximate-computing in motion estimation . J. Low Power Electr. 15 , 1 (03 2019), 40--50. DOI:http:\/\/dx.doi.org\/10.1166\/jolpe.2019.1592 10.1166\/jolpe.2019.1592 Alberto Paltrinieri, Riccardo Peloso, Guido Masera, Muhammad Shafique, and Maurizio Martina. 2019. On the effect of approximate-computing in motion estimation. J. Low Power Electr. 15, 1 (03 2019), 40--50. DOI:http:\/\/dx.doi.org\/10.1166\/jolpe.2019.1592","journal-title":"J. Low Power Electr."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3094124"},{"key":"e_1_2_1_39_1","first-page":"10","article-title":"Analytical fixed-point accuracy evaluation in linear time-invariant systems","author":"Menard D.","year":"2008","unstructured":"D. Menard , R. Rocher , and O. Sentieys . 2008 . Analytical fixed-point accuracy evaluation in linear time-invariant systems . IEEE Trans. Circ. Syst. I 55, 10 (November 2008). DOI:http:\/\/dx.doi.org\/10.1109\/TCSI.2008.923279 10.1109\/TCSI.2008.923279 D. Menard, R. Rocher, and O. Sentieys. 2008. Analytical fixed-point accuracy evaluation in linear time-invariant systems. IEEE Trans. Circ. Syst. I 55, 10 (November 2008). DOI:http:\/\/dx.doi.org\/10.1109\/TCSI.2008.923279","journal-title":"IEEE Trans. Circ. Syst."},{"key":"e_1_2_1_40_1","volume-title":"High-level synthesis under fixed-point accuracy constraint. J. Electr. Comput. Eng. Article 8","author":"Menard Daniel","year":"2012","unstructured":"Daniel Menard , Nicolas Herve , Olivier Sentieys , and Hai-Nam Nguyen . 2012. High-level synthesis under fixed-point accuracy constraint. J. Electr. Comput. Eng. Article 8 ( 2012 ). DOI:http:\/\/dx.doi.org\/10.1155\/2012\/906350 10.1155\/2012 Daniel Menard, Nicolas Herve, Olivier Sentieys, and Hai-Nam Nguyen. 2012. High-level synthesis under fixed-point accuracy constraint. J. Electr. Comput. Eng. Article 8 (2012). DOI:http:\/\/dx.doi.org\/10.1155\/2012\/906350"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2009.5418584"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2731770"},{"key":"e_1_2_1_43_1","unstructured":"S. J. Mason and H. J. Zimmermann. 1960. Electronic Circuits Signals and Systems. Wiley. 60005601  S. J. Mason and H. J. Zimmermann. 1960. Electronic Circuits Signals and Systems. Wiley. 60005601"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1137\/0204007"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3430509","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3430509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:57Z","timestamp":1750199937000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3430509"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,11]]},"references-count":44,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,3,31]]}},"alternative-id":["10.1145\/3430509"],"URL":"https:\/\/doi.org\/10.1145\/3430509","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2021,1,11]]},"assertion":[{"value":"2020-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-01-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}