{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:26:03Z","timestamp":1773779163018,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3431920.3439287","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T23:15:47Z","timestamp":1613862947000},"page":"240-250","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["An FPGA-based 7-ENOB 600 MSample\/s ADC without any External Components"],"prefix":"10.1145","author":[{"given":"Lukas","family":"Leuenberger","sequence":"first","affiliation":[{"name":"OST - Eastern Switzerland University of Applied Sciences, Rapperswil, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dorian","family":"Amiet","sequence":"additional","affiliation":[{"name":"OST - Eastern Switzerland University of Applied Sciences, Rapperswil, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Wei","sequence":"additional","affiliation":[{"name":"University of Rhode Island, Kingston, RI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Zbinden","sequence":"additional","affiliation":[{"name":"OST - Eastern Switzerland University of Applied Sciences, Rapperswil, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508145"},{"key":"e_1_3_2_2_2_1","volume-title":"2002 IEEE Nuclear Science Symposium Conference Record","volume":"1","author":"Mark","year":"2002","unstructured":"Mark D. Fries and John J. Williams. 2002. High-precision TDC in an FPGA using a 192 MHz quadrature clock . In 2002 IEEE Nuclear Science Symposium Conference Record , Vol. 1 . 580--584 vol.1. https:\/\/doi.org\/10.1109\/NSSMIC. 2002 .1239380 10.1109\/NSSMIC.2002.1239380 Mark D. Fries and John J. Williams. 2002. High-precision TDC in an FPGA using a 192 MHz quadrature clock. In 2002 IEEE Nuclear Science Symposium Conference Record, Vol. 1. 580--584 vol.1. https:\/\/doi.org\/10.1109\/NSSMIC.2002.1239380"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.2478\/mms-2014-0008"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689070"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2599927"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2019.2938436"},{"key":"e_1_3_2_2_7_1","volume-title":"A novel method based solely on field programmable gate array (FPGA) units enabling measurement of time and charge of analog signals in positron emission tomography (PET). io-Algorithms and Med-Systems","author":"Pa\u0140ka Marek","year":"2014","unstructured":"Marek Pa\u0140ka , Pawe\u0140 Moskal , Tomasz Bednarski , Piotr Bia\u0140as , Eryk Czerwi\u015bki , \u0141ukasz Kap\u0140on , Andrzej Kochanowski , Grzegorz Korcyl , Jakub Kowal , Pawe\u0140 Kowalski , Tomasz Kozik , Wojciech Krzemie\u0140 , Marcin Molenda , Szymon Nied\u017awiecki , Monika Pawlik , Lech Razy\u015bki , Zbigniew Rudy , Piotr Salabura , Neha Gupta-Sharma , Micha\u0140 Silarski , Artur S\u0140omski , Jerzy Smyrski , Adam Strzelecki , Wojciech Wi\u015blicki , Marcin Zieli\u015bki , and Natalia Zo\u0140 . 2014. A novel method based solely on field programmable gate array (FPGA) units enabling measurement of time and charge of analog signals in positron emission tomography (PET). io-Algorithms and Med-Systems , Vol. 10 , 1 ( 2014 ), 41--45. https:\/\/doi.org\/10.1515\/bams-2013-0104 10.1515\/bams-2013-0104 Marek Pa\u0140ka, Pawe\u0140 Moskal, Tomasz Bednarski, Piotr Bia\u0140as, Eryk Czerwi\u015bki, \u0141ukasz Kap\u0140on, Andrzej Kochanowski, Grzegorz Korcyl, Jakub Kowal, Pawe\u0140 Kowalski, Tomasz Kozik, Wojciech Krzemie\u0140, Marcin Molenda, Szymon Nied\u017awiecki, Monika Pawlik, Lech Razy\u015bki, Zbigniew Rudy, Piotr Salabura, Neha Gupta-Sharma, Micha\u0140 Silarski, Artur S\u0140omski, Jerzy Smyrski, Adam Strzelecki, Wojciech Wi\u015blicki, Marcin Zieli\u015bki, and Natalia Zo\u0140. 2014. A novel method based solely on field programmable gate array (FPGA) units enabling measurement of time and charge of analog signals in positron emission tomography (PET). io-Algorithms and Med-Systems, Vol. 10, 1 (2014), 41--45. https:\/\/doi.org\/10.1515\/bams-2013-0104"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTC.2014.7097550"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328388"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/I2MTC.2014.6860842"},{"key":"e_1_3_2_2_11_1","volume-title":"reconfigurable soft-core FPGA ADC for quantum computing applications. Master's thesis","author":"Visser Stefan","unstructured":"Stefan Visser . 2015. A 1 GSa\/s deep cryogenic , reconfigurable soft-core FPGA ADC for quantum computing applications. Master's thesis . Delft University of Technology . http:\/\/resolver.tudelft.nl\/uuid:04fadfcd-fb54-47c3-b564-661aefa40dda Stefan Visser. 2015. A 1 GSa\/s deep cryogenic, reconfigurable soft-core FPGA ADC for quantum computing applications. Master's thesis. Delft University of Technology. http:\/\/resolver.tudelft.nl\/uuid:04fadfcd-fb54-47c3-b564-661aefa40dda"},{"key":"e_1_3_2_2_12_1","first-page":"5","article-title":"A 4.2 ps Time-Interval RMS Resolution Time-to-Digital Converter Using a Bin Decimation Method in an UltraScale FPGA","volume":"63","author":"Wang Yonggang","year":"2016","unstructured":"Yonggang Wang and Chong Liu . 2016 . A 4.2 ps Time-Interval RMS Resolution Time-to-Digital Converter Using a Bin Decimation Method in an UltraScale FPGA . IEEE Transactions on Nuclear Science , Vol. 63 , 5 (Oct 2016), 2632--2638. https:\/\/doi.org\/10.1109\/TNS.2016.2606627 10.1109\/TNS.2016.2606627 Yonggang Wang and Chong Liu. 2016. A 4.2 ps Time-Interval RMS Resolution Time-to-Digital Converter Using a Bin Decimation Method in an UltraScale FPGA. IEEE Transactions on Nuclear Science, Vol. 63, 5 (Oct 2016), 2632--2638. https:\/\/doi.org\/10.1109\/TNS.2016.2606627","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2045901"},{"key":"e_1_3_2_2_14_1","volume-title":"2007 IEEE Nuclear Science Symposium Conference Record","volume":"1","author":"Wu Jinyuan","year":"2007","unstructured":"Jinyuan Wu , Sten Hansen , and Zonghan Shi . 2007 . ADC and TDC implemented using FPGA . In 2007 IEEE Nuclear Science Symposium Conference Record , Vol. 1 . 281--286. https:\/\/doi.org\/10.1109\/NSSMIC.2007.4436331 10.1109\/NSSMIC.2007.4436331 Jinyuan Wu, Sten Hansen, and Zonghan Shi. 2007. ADC and TDC implemented using FPGA. In 2007 IEEE Nuclear Science Symposium Conference Record, Vol. 1. 281--286. https:\/\/doi.org\/10.1109\/NSSMIC.2007.4436331"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2008.4775079"},{"key":"#cr-split#-e_1_3_2_2_16_1.1","doi-asserted-by":"crossref","unstructured":"Zikun Xiang Tianqi Wang Tong Geng Tian Xiang Xi Jin and Martin Herbordt. 2018. Soft-Core. Multiple-Lane FPGA-based ADCs for a Liquid Helium Environment. In 2018 IEEE High Performance extreme Computing Conference (HPEC). 1--6. https:\/\/doi.org\/10.1109\/HPEC.2018.8547550 10.1109\/HPEC.2018.8547550","DOI":"10.1109\/HPEC.2018.8547550"},{"key":"#cr-split#-e_1_3_2_2_16_1.2","doi-asserted-by":"crossref","unstructured":"Zikun Xiang Tianqi Wang Tong Geng Tian Xiang Xi Jin and Martin Herbordt. 2018. Soft-Core. Multiple-Lane FPGA-based ADCs for a Liquid Helium Environment. In 2018 IEEE High Performance extreme Computing Conference (HPEC). 1--6. https:\/\/doi.org\/10.1109\/HPEC.2018.8547550","DOI":"10.1109\/HPEC.2018.8547550"},{"key":"e_1_3_2_2_17_1","unstructured":"Axel Zimmermann Endric Schubert and Christian Grumbein. 2010. Integration of Analog-Digital and Digital-Analog Converters into FPGA-Based Microcontrollers. (2010). https:\/\/www.missinglinkelectronics.com\/files\/papers\/MLE-Altera-DuE-Entwicklerforum2011.pdf  Axel Zimmermann Endric Schubert and Christian Grumbein. 2010. Integration of Analog-Digital and Digital-Analog Converters into FPGA-Based Microcontrollers. (2010). https:\/\/www.missinglinkelectronics.com\/files\/papers\/MLE-Altera-DuE-Entwicklerforum2011.pdf"}],"event":{"name":"FPGA '21: The 2021 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439287","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:31Z","timestamp":1750195891000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439287"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":18,"alternative-id":["10.1145\/3431920.3439287","10.1145\/3431920"],"URL":"https:\/\/doi.org\/10.1145\/3431920.3439287","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}