{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:54:16Z","timestamp":1793206456613,"version":"4.5.0"},"publisher-location":"New York, NY, USA","reference-count":56,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","award":["36888881"],"award-info":[{"award-number":["36888881"]}],"id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["DBI-1707408,CCF-1723773,"],"award-info":[{"award-number":["DBI-1707408,CCF-1723773,"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3431920.3439292","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T18:15:47Z","timestamp":1613844947000},"page":"93-104","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":128,"title":["AutoSA"],"prefix":"10.1145","author":[{"given":"Jie","family":"Wang","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Licheng","family":"Guo","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"Amazon. 2020. AWS Inferentia. https:\/\/aws.amazon.com\/machine-learning\/inferentia  Amazon. 2020. AWS Inferentia. https:\/\/aws.amazon.com\/machine-learning\/inferentia"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628092"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024447517501"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_16"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503289"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229446"},{"key":"e_1_3_2_2_8_1","volume-title":"Communication Lower Bound in Convolution Accelerators. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 529--541","author":"Chen Xiaoming","year":"2020","unstructured":"Xiaoming Chen , Yinhe Han , and Yu Wang . 2020 . Communication Lower Bound in Convolution Accelerators. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 529--541 . Xiaoming Chen, Yinhe Han, and Yu Wang. 2020. Communication Lower Bound in Convolution Accelerators. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 529--541."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00028"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523771"},{"key":"e_1_3_2_2_13_1","volume-title":"Flexible Communication Avoiding Matrix Multiplication on FPGA with High-Level Synthesis. In The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 244--254","author":"de Fine Licht Johannes","year":"2020","unstructured":"Johannes de Fine Licht , Grzegorz Kwasniewski , and Torsten Hoefler . 2020 . Flexible Communication Avoiding Matrix Multiplication on FPGA with High-Level Synthesis. In The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 244--254 . Johannes de Fine Licht, Grzegorz Kwasniewski, and Torsten Hoefler. 2020. Flexible Communication Avoiding Matrix Multiplication on FPGA with High-Level Synthesis. In The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 244--254."},{"key":"e_1_3_2_2_14_1","volume-title":"Johannes de Fine Licht, and Torsten Hoefler","author":"Matteis Tiziano De","year":"2019","unstructured":"Tiziano De Matteis , Johannes de Fine Licht, and Torsten Hoefler . 2019 . FBLAS: streaming linear algebra on FPGA. arXiv preprint arXiv:1907.07929 (2019). Tiziano De Matteis, Johannes de Fine Licht, and Torsten Hoefler. 2019. FBLAS: streaming linear algebra on FPGA. arXiv preprint arXiv:1907.07929 (2019)."},{"key":"e_1_3_2_2_15_1","volume-title":"et almbox","author":"Genc Hasan","year":"2019","unstructured":"Hasan Genc , Ameer Haj-Ali , Vighnesh Iyer , Alon Amid , Howard Mao , John Wright , Colin Schmidt , Jerry Zhao , Albert Ou , Max Banister , et almbox . 2019 . Gemmini : An Agile Systolic Array Generator Enabling Systematic Evaluations of Deep-Learning Architectures . arXiv preprint arXiv:1911.09925 (2019). Hasan Genc, Ameer Haj-Ali, Vighnesh Iyer, Alon Amid, Howard Mao, John Wright, Colin Schmidt, Jerry Zhao, Albert Ou, Max Banister, et almbox. 2019. Gemmini: An Agile Systolic Array Generator Enabling Systematic Evaluations of Deep-Learning Architectures. arXiv preprint arXiv:1911.09925 (2019)."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00020"},{"key":"e_1_3_2_2_17_1","volume-title":"FDL'01","author":"Guillou Anne-Claire","year":"2001","unstructured":"Anne-Claire Guillou , Fabien Quiller\u00e9 , Patrice Quinton , S Rajopadhye , and Tanguy Risset . 2001 . Hardware design methodology with the Alpha language . FDL'01 (2001). Anne-Claire Guillou, Fabien Quiller\u00e9, Patrice Quinton, S Rajopadhye, and Tanguy Risset. 2001. Hardware design methodology with the Alpha language. FDL'01 (2001)."},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439289"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/3437539.3437574"},{"key":"e_1_3_2_2_20_1","unstructured":"Intel. 2017. Accelerating Genomics Research with OpenCL and FPGAs. https:\/\/www.intel.com\/content\/www\/us\/en\/healthcare-it\/solutions\/documents\/genomics-research-with-opencl-and-fpgas-paper.html  Intel. 2017. Accelerating Genomics Research with OpenCL and FPGAs. https:\/\/www.intel.com\/content\/www\/us\/en\/healthcare-it\/solutions\/documents\/genomics-research-with-opencl-and-fpgas-paper.html"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859562"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997611"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00058"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304028"},{"key":"e_1_3_2_2_27_1","volume-title":"VLSI array processors. ph","author":"Kung Sun Yuan","year":"1988","unstructured":"Sun Yuan Kung . 1988. VLSI array processors. ph ( 1988 ). Sun Yuan Kung. 1988. VLSI array processors. ph (1988)."},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2985963"},{"key":"e_1_3_2_2_29_1","volume-title":"When HLS Meets FPGA HBM: Benchmarking and Bandwidth Optimization. arxiv","author":"Choi Young","year":"2010","unstructured":"Young kyu Choi , Yuze Chi , Jie Wang , Licheng Guo , and Jason Cong . 2020. When HLS Meets FPGA HBM: Benchmarking and Bandwidth Optimization. arxiv : 2010 .06075 [cs.AR] Young kyu Choi, Yuze Chi, Jie Wang, Licheng Guo, and Jason Cong. 2020. When HLS Meets FPGA HBM: Benchmarking and Bandwidth Optimization. arxiv: 2010.06075 [cs.AR]"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415644"},{"key":"e_1_3_2_2_31_1","volume-title":"Advanced systolic design. Digital Signal Processing for Multimedia Systems","author":"Lavenier Dominique","year":"1999","unstructured":"Dominique Lavenier , Patrice Quinton , and Sanjay Rajopadhye . 1999. Advanced systolic design. Digital Signal Processing for Multimedia Systems ( 1999 ), 657--692. Dominique Lavenier, Patrice Quinton, and Sanjay Rajopadhye. 1999. Advanced systolic design. Digital Signal Processing for Multimedia Systems (1999), 657--692."},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/263699.263719"},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2783363"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446050"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2001.952064"},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12532"},{"key":"e_1_3_2_2_37_1","unstructured":"Duncan JM Moss Srivatsan Krishnan Eriko Nurvitadhi Piotr Ratuszniak Chris Johnson Jaewoong Sim Asit Mishra Debbie Marr Suchit Subhaschandra and Philip HW Leong. 2018. A customizable matrix multiplication framework for the Intel HARPv2 Xeon  Duncan JM Moss Srivatsan Krishnan Eriko Nurvitadhi Piotr Ratuszniak Chris Johnson Jaewoong Sim Asit Mishra Debbie Marr Suchit Subhaschandra and Philip HW Leong. 2018. A customizable matrix multiplication framework for the Intel HARPv2 Xeon"},{"key":"e_1_3_2_2_38_1","volume-title":"Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 107--116","author":"FPGA","unstructured":"FPGA platform : A deep learning case study . In Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 107--116 . FPGA platform: A deep learning case study. In Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 107--116."},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2019.00053"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243212"},{"key":"e_1_3_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"e_1_3_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2462176"},{"key":"e_1_3_2_2_44_1","volume-title":"IEEE International Symposium on Circuits and Systems. IEEE, 2513--2516","author":"Rajopadhye SV","year":"1988","unstructured":"SV Rajopadhye . 1988 . Systolic arrays for LU decomposition. In 1988 ., IEEE International Symposium on Circuits and Systems. IEEE, 2513--2516 . SV Rajopadhye. 1988. Systolic arrays for LU decomposition. In 1988., IEEE International Symposium on Circuits and Systems. IEEE, 2513--2516."},{"key":"e_1_3_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.4402"},{"key":"e_1_3_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/598548.2813294"},{"key":"e_1_3_2_2_47_1","volume-title":"Min Gao, and Jason Cong.","author":"Sohrabizadeh Atefeh","year":"2020","unstructured":"Atefeh Sohrabizadeh , Cody Hao Yu , Min Gao, and Jason Cong. 2020 . AutoDSE: Enabling Software Programmers Design Efficient FPGA Accelerators . arxiv: 2009.14381 [cs.AR] Atefeh Sohrabizadeh, Cody Hao Yu, Min Gao, and Jason Cong. 2020. AutoDSE: Enabling Software Programmers Design Efficient FPGA Accelerators. arxiv: 2009.14381 [cs.AR]"},{"key":"e_1_3_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00033"},{"key":"e_1_3_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15582-6_49"},{"key":"e_1_3_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400713"},{"key":"e_1_3_2_2_51_1","volume-title":"International Workshop on Polyhedral Compilation Techniques, Date: 2014\/01\/20-2014\/01\/20","author":"Verdoolaege Sven","year":"2014","unstructured":"Sven Verdoolaege , Serge Guelton , Tobias Grosser , and Albert Cohen . 2014 . Schedule trees . In International Workshop on Polyhedral Compilation Techniques, Date: 2014\/01\/20-2014\/01\/20 , Location : Vienna, Austria. Sven Verdoolaege, Serge Guelton, Tobias Grosser, and Albert Cohen. 2014. Schedule trees. In International Workshop on Polyhedral Compilation Techniques, Date: 2014\/01\/20-2014\/01\/20, Location: Vienna, Austria."},{"key":"e_1_3_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"e_1_3_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"e_1_3_2_2_54_1","unstructured":"WikiChip. 2020. FSD Chip - Tesla. https:\/\/en.wikichip.org\/wiki\/tesla_(car_company)\/fsd_chip  WikiChip. 2020. FSD Chip - Tesla. https:\/\/en.wikichip.org\/wiki\/tesla_(car_company)\/fsd_chip"},{"key":"e_1_3_2_2_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378514"},{"key":"e_1_3_2_2_56_1","unstructured":"Tomofumi Yuki and Louis-No\u00ebl Pouchet. 2020. PolyBench\/C 4.2. https:\/\/sourceforge.net\/projects\/polybench\/  Tomofumi Yuki and Louis-No\u00ebl Pouchet. 2020. PolyBench\/C 4.2. https:\/\/sourceforge.net\/projects\/polybench\/"}],"event":{"name":"FPGA '21: The 2021 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439292","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439292","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:31:31Z","timestamp":1750181491000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439292"}},"subtitle":["A Polyhedral Compiler for High-Performance Systolic Arrays on FPGA"],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":56,"alternative-id":["10.1145\/3431920.3439292","10.1145\/3431920"],"URL":"https:\/\/doi.org\/10.1145\/3431920.3439292","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}