{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T13:49:47Z","timestamp":1784641787600,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["2007832"],"award-info":[{"award-number":["2007832"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014121","name":"Xilinx","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014121","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3431920.3439296","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T23:15:47Z","timestamp":1613862947000},"page":"171-182","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":97,"title":["FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations"],"prefix":"10.1145","author":[{"given":"Yichi","family":"Zhang","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junhao","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xinheng","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongzheng","family":"Chen","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University & Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"The High-Dimensional Geometry of Binary Neural Networks. Int'l Conf. on Learning Representations (ICLR)","author":"Anderson Alexander G.","year":"2018","unstructured":"Alexander G. Anderson and Cory P. Berg . The High-Dimensional Geometry of Binary Neural Networks. Int'l Conf. on Learning Representations (ICLR) , 2018 . Alexander G. Anderson and Cory P. Berg. The High-Dimensional Geometry of Binary Neural Networks. Int'l Conf. on Learning Representations (ICLR), 2018."},{"key":"e_1_3_2_2_2_1","volume-title":"MeliusNet: Can Binary Neural Networks Achieve MobileNet-level Accuracy? arXiv preprint arXiv:2001.05936","author":"Bethge Joseph","year":"2020","unstructured":"Joseph Bethge , Christian Bartz , Haojin Yang , Ying Chen , and Christoph Meinel . MeliusNet: Can Binary Neural Networks Achieve MobileNet-level Accuracy? arXiv preprint arXiv:2001.05936 , 2020 . Joseph Bethge, Christian Bartz, Haojin Yang, Ying Chen, and Christoph Meinel. MeliusNet: Can Binary Neural Networks Achieve MobileNet-level Accuracy? arXiv preprint arXiv:2001.05936, 2020."},{"key":"e_1_3_2_2_3_1","author":"Blott Michaela","year":"2018","unstructured":"Michaela Blott , Thomas B. Preu\u00dfer , Nicholas J. Fraser , Giulio Gambardella , Kenneth O?brien, Yaman Umuroglu , Miriam Leeser , and Kees Vissers . FINN-R: An End-to- End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks . ACM Trans. Reconfigurable Technol. Syst. , Dec 2018 . Michaela Blott, Thomas B. Preu\u00dfer, Nicholas J. Fraser, Giulio Gambardella, Kenneth O?brien, Yaman Umuroglu, Miriam Leeser, and Kees Vissers. FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks. ACM Trans. Reconfigurable Technol. Syst., Dec 2018.","journal-title":"Trans. Reconfigurable Technol. Syst."},{"key":"e_1_3_2_2_4_1","author":"Blott Michaela","year":"2018","unstructured":"Michaela Blott , Thomas B. Preu\u00dfer , Nicholas J. Fraser , Giulio Gambardella , Kenneth O'brien , Yaman Umuroglu , Miriam Leeser , and Kees Vissers . FINN-R: An End-to- End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks . ACM Trans. Reconfigurable Technol. Syst. , Dec 2018 . Michaela Blott, Thomas B. Preu\u00dfer, Nicholas J. Fraser, Giulio Gambardella, Kenneth O'brien, Yaman Umuroglu, Miriam Leeser, and Kees Vissers. FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks. ACM Trans. Reconfigurable Technol. Syst., Dec 2018.","journal-title":"Trans. Reconfigurable Technol. Syst."},{"key":"e_1_3_2_2_5_1","volume-title":"Thermometer Encoding: One Hot Way To Resist Adversarial Examples. Int'l Conf. on Learning Representations (ICLR)","author":"Buckman Jacob","year":"2018","unstructured":"Jacob Buckman , Aurko Roy , Colin Raffel , and Ian Goodfellow . Thermometer Encoding: One Hot Way To Resist Adversarial Examples. Int'l Conf. on Learning Representations (ICLR) , 2018 . Jacob Buckman, Aurko Roy, Colin Raffel, and Ian Goodfellow. Thermometer Encoding: One Hot Way To Resist Adversarial Examples. Int'l Conf. on Learning Representations (ICLR), 2018."},{"key":"e_1_3_2_2_6_1","volume-title":"Improved training of binary networks for human pose estimation and image recognition. arXiv preprint arXiv:1904.05868","author":"Bulat Adrian","year":"2019","unstructured":"Adrian Bulat , Georgios Tzimiropoulos , Jean Kossaifi , and Maja Pantic . Improved training of binary networks for human pose estimation and image recognition. arXiv preprint arXiv:1904.05868 , 2019 . Adrian Bulat, Georgios Tzimiropoulos, Jean Kossaifi, and Maja Pantic. Improved training of binary networks for human pose estimation and image recognition. arXiv preprint arXiv:1904.05868, 2019."},{"key":"e_1_3_2_2_7_1","volume-title":"T-DLA: An Open-source Deep Learning Accelerator for Ternarized DNN Models on Embedded FPGA. IEEE Computer Society Annual Symp. on VLSI (ISVLSI)","author":"Chen Y.","year":"2019","unstructured":"Y. Chen , K. Zhang , C. Gong , C. Hao , X. Zhang , T. Li , and D. Chen . T-DLA: An Open-source Deep Learning Accelerator for Ternarized DNN Models on Embedded FPGA. IEEE Computer Society Annual Symp. on VLSI (ISVLSI) , 2019 . Y. Chen, K. Zhang, C. Gong, C. Hao, X. Zhang, T. Li, and D. Chen. T-DLA: An Open-source Deep Learning Accelerator for Ternarized DNN Models on Embedded FPGA. IEEE Computer Society Annual Symp. on VLSI (ISVLSI), 2019."},{"key":"e_1_3_2_2_8_1","volume-title":"Training Binary Multilayer Neural Networks for Image Classification using Expectation Backpropagation. arXiv preprint arXiv:1503.03562","author":"Cheng Zhiyong","year":"2015","unstructured":"Zhiyong Cheng , Daniel Soudry , Zexi Mao , and Zhenzhong Lan . Training Binary Multilayer Neural Networks for Image Classification using Expectation Backpropagation. arXiv preprint arXiv:1503.03562 , 2015 . Zhiyong Cheng, Daniel Soudry, Zexi Mao, and Zhenzhong Lan. Training Binary Multilayer Neural Networks for Image Classification using Expectation Backpropagation. arXiv preprint arXiv:1503.03562, 2015."},{"key":"e_1_3_2_2_9_1","volume-title":"Vijayalakshmi Srinivasan, and Kailash Gopalakrishnan. PACT: Parameterized Clipping Activation for Quantized Neural Networks. arXiv preprint arXiv:1805.06085","author":"Choi Jungwook","year":"2018","unstructured":"Jungwook Choi , Zhuo Wang , Swagath Venkataramani , Pierce I-Jen Chuang , Vijayalakshmi Srinivasan, and Kailash Gopalakrishnan. PACT: Parameterized Clipping Activation for Quantized Neural Networks. arXiv preprint arXiv:1805.06085 , 2018 . Jungwook Choi, Zhuo Wang, Swagath Venkataramani, Pierce I-Jen Chuang, Vijayalakshmi Srinivasan, and Kailash Gopalakrishnan. PACT: Parameterized Clipping Activation for Quantized Neural Networks. arXiv preprint arXiv:1805.06085, 2018."},{"key":"e_1_3_2_2_10_1","volume-title":"Binary Input Layer: Training of CNN models with binary input data. arXiv preprint arXiv:1812.03410","author":"D\u00fcrichen Robert","year":"2018","unstructured":"Robert D\u00fcrichen , Thomas Rocznik , Oliver Renz , and Christian Peters . Binary Input Layer: Training of CNN models with binary input data. arXiv preprint arXiv:1812.03410 , 2018 . Robert D\u00fcrichen, Thomas Rocznik, Oliver Renz, and Christian Peters. Binary Input Layer: Training of CNN models with binary input data. arXiv preprint arXiv:1812.03410, 2018."},{"key":"e_1_3_2_2_11_1","volume-title":"ReBNet: Residual Binarized Neural Network. IEEE Symp. Field Programmable Custom Computing Machines (FCCM)","author":"Ghasemzadeh M.","year":"2018","unstructured":"M. Ghasemzadeh , M. Samragh , and F. Koushanfar . ReBNet: Residual Binarized Neural Network. IEEE Symp. Field Programmable Custom Computing Machines (FCCM) , 2018 . M. Ghasemzadeh, M. Samragh, and F. Koushanfar. ReBNet: Residual Binarized Neural Network. IEEE Symp. Field Programmable Custom Computing Machines (FCCM), 2018."},{"key":"e_1_3_2_2_12_1","author":"Gong C.","year":"2020","unstructured":"C. Gong , Y. Chen , Y. Lu , T. Li , C. Hao , and D. Chen . VecQ: Minimal Loss DNN Model Compression With Vectorized Weight Quantization. IEEE Trans. on Computers , 2020 . C. Gong, Y. Chen, Y. Lu, T. Li, C. Hao, and D. Chen. VecQ: Minimal Loss DNN Model Compression With Vectorized Weight Quantization. IEEE Trans. on Computers, 2020.","journal-title":"IEEE Trans. on Computers"},{"key":"e_1_3_2_2_13_1","volume-title":"Oct","author":"Gong Ruihao","year":"2019","unstructured":"Ruihao Gong , Xianglong Liu , Shenghu Jiang , Tianxiang Li , Peng Hu , Jiazhen Lin , Fengwei Yu , and Junjie Yan . Differentiable Soft Quantization: Bridging Full-Precision and Low-Bit Neural Networks. Int'l Conf. on Computer Vision (ICCV) , Oct 2019 . Ruihao Gong, Xianglong Liu, Shenghu Jiang, Tianxiang Li, Peng Hu, Jiazhen Lin, Fengwei Yu, and Junjie Yan. Differentiable Soft Quantization: Bridging Full-Precision and Low-Bit Neural Networks. Int'l Conf. on Computer Vision (ICCV), Oct 2019."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.39"},{"key":"e_1_3_2_2_15_1","volume-title":"FBNA: A Fully Binarized Neural Network Accelerator. Int'l Conf. on Field Programmable Logic and Applications (FPL)","author":"Guo P.","year":"2018","unstructured":"P. Guo , H. Ma , R. Chen , P. Li , S. Xie , and D. Wang . FBNA: A Fully Binarized Neural Network Accelerator. Int'l Conf. on Field Programmable Logic and Applications (FPL) , 2018 . P. Guo, H. Ma, R. Chen, P. Li, S. Xie, and D. Wang. FBNA: A Fully Binarized Neural Network Accelerator. Int'l Conf. on Field Programmable Logic and Applications (FPL), 2018."},{"key":"e_1_3_2_2_16_1","volume-title":"Deming Chen. FPGA\/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge. Design Automation Conf. (DAC)","author":"Hao Cong","year":"2019","unstructured":"Cong Hao , Xiaofan Zhang , Yuhong Li , Sitao Huang , Jinjun Xiong , Kyle Rupnow , Wen-mei Hwu, and Deming Chen. FPGA\/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge. Design Automation Conf. (DAC) , 2019 . Cong Hao, Xiaofan Zhang, Yuhong Li, Sitao Huang, Jinjun Xiong, Kyle Rupnow, Wen-mei Hwu, and Deming Chen. FPGA\/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge. Design Automation Conf. (DAC), 2019."},{"key":"e_1_3_2_2_17_1","volume-title":"Deep Residual Learning for Image Recognition. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR)","author":"He K.","year":"2016","unstructured":"K. He , X. Zhang , S. Ren , and J. Sun . Deep Residual Learning for Image Recognition. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR) , 2016 . K. He, X. Zhang, S. Ren, and J. Sun. Deep Residual Learning for Image Recognition. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR), 2016."},{"key":"e_1_3_2_2_18_1","volume-title":"Delving Deep into Rectifiers: Surpassing Human-Level Performance on ImageNet Classification. Int'l Conf. on Computer Vision (ICCV)","author":"He Kaiming","year":"2015","unstructured":"Kaiming He , Xiangyu Zhang , Shaoqing Ren , and Jian Sun . Delving Deep into Rectifiers: Surpassing Human-Level Performance on ImageNet Classification. Int'l Conf. on Computer Vision (ICCV) , 2015 . Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Delving Deep into Rectifiers: Surpassing Human-Level Performance on ImageNet Classification. Int'l Conf. on Computer Vision (ICCV), 2015."},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2921104"},{"key":"e_1_3_2_2_20_1","volume-title":"MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications. arXiv preprint arXiv:1704.04861","author":"Howard Andrew G.","year":"2017","unstructured":"Andrew G. Howard , Menglong Zhu , Bo Chen , Dmitry Kalenichenko , Weijun Wang , Tobias Weyand , Marco Andreetto , and Hartwig Adam . MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications. arXiv preprint arXiv:1704.04861 , 2017 . Andrew G. Howard, Menglong Zhu, Bo Chen, Dmitry Kalenichenko, Weijun Wang, Tobias Weyand, Marco Andreetto, and Hartwig Adam. MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications. arXiv preprint arXiv:1704.04861, 2017."},{"key":"e_1_3_2_2_21_1","volume-title":"Yoshua Bengio. Binarized Neural Networks. Conf. on Neural Information Processing Systems (NeurIPS)","author":"Hubara Itay","year":"2016","unstructured":"Itay Hubara , Matthieu Courbariaux , Daniel Soudry , Ran El-Yaniv , and Yoshua Bengio. Binarized Neural Networks. Conf. on Neural Information Processing Systems (NeurIPS) , 2016 . Itay Hubara, Matthieu Courbariaux, Daniel Soudry, Ran El-Yaniv, and Yoshua Bengio. Binarized Neural Networks. Conf. on Neural Information Processing Systems (NeurIPS), 2016."},{"key":"e_1_3_2_2_22_1","volume-title":"Batch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift. Int'l Conf. on Machine Learning (ICML)","author":"Ioffe Sergey","year":"2015","unstructured":"Sergey Ioffe and Christian Szegedy . Batch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift. Int'l Conf. on Machine Learning (ICML) , 2015 . Sergey Ioffe and Christian Szegedy. Batch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift. Int'l Conf. on Machine Learning (ICML), 2015."},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_2_2_24_1","volume-title":"Accelerating low bit-width convolutional neural networks with embedded FPGA. Int'l Conf. on Field Programmable Logic and Applications (FPL)","author":"Jiao L.","year":"2017","unstructured":"L. Jiao , C. Luo , W. Cao , X. Zhou , and L. Wang . Accelerating low bit-width convolutional neural networks with embedded FPGA. Int'l Conf. on Field Programmable Logic and Applications (FPL) , 2017 . L. Jiao, C. Luo, W. Cao, X. Zhou, and L. Wang. Accelerating low bit-width convolutional neural networks with embedded FPGA. Int'l Conf. on Field Programmable Logic and Applications (FPL), 2017."},{"key":"e_1_3_2_2_25_1","volume-title":"Learning Multiple Layers of Features from Tiny Images. Tech report","author":"Krizhevsky Alex","year":"2009","unstructured":"Alex Krizhevsky and Geoffrey Hinton . Learning Multiple Layers of Features from Tiny Images. Tech report , 2009 . Alex Krizhevsky and Geoffrey Hinton. Learning Multiple Layers of Features from Tiny Images. Tech report, 2009."},{"key":"e_1_3_2_2_26_1","volume-title":"Geoffrey E Hinton. ImageNet Classification with Deep Convolutional Neural Networks. Conf. on Neural Information Processing Systems (NeurIPS)","author":"Krizhevsky Alex","year":"2012","unstructured":"Alex Krizhevsky , Ilya Sutskever , and Geoffrey E Hinton. ImageNet Classification with Deep Convolutional Neural Networks. Conf. on Neural Information Processing Systems (NeurIPS) , 2012 . Alex Krizhevsky, Ilya Sutskever, and Geoffrey E Hinton. ImageNet Classification with Deep Convolutional Neural Networks. Conf. on Neural Information Processing Systems (NeurIPS), 2012."},{"key":"e_1_3_2_2_27_1","volume-title":"MNIST handwritten digit database. ATT Labs [Online]. Available: http:\/\/yann.lecun.com\/exdb\/mnist","author":"LeCun Yann","year":"2010","unstructured":"Yann LeCun , Corinna Cortes , and CJ Burges . MNIST handwritten digit database. ATT Labs [Online]. Available: http:\/\/yann.lecun.com\/exdb\/mnist , 2010 . Yann LeCun, Corinna Cortes, and CJ Burges. MNIST handwritten digit database. ATT Labs [Online]. Available: http:\/\/yann.lecun.com\/exdb\/mnist, 2010."},{"key":"e_1_3_2_2_28_1","volume-title":"Neurocomputing","author":"Liang Shuang","year":"2018","unstructured":"Shuang Liang , Shouyi Yin , Leibo Liu , Wayne Luk , and Shaojun Wei . FP-BNN : Binarized neural network on FPGA . Neurocomputing , 2018 . Shuang Liang, Shouyi Yin, Leibo Liu, Wayne Luk, and Shaojun Wei. FP-BNN: Binarized neural network on FPGA. Neurocomputing, 2018."},{"key":"e_1_3_2_2_29_1","volume-title":"Fixed Point Quantization of Deep Convolutional Networks. Int'l Conf. on Machine Learning (ICML)","author":"Lin Darryl D.","year":"2016","unstructured":"Darryl D. Lin , Sachin S. Talathi , and V. Sreekanth Annapureddy . Fixed Point Quantization of Deep Convolutional Networks. Int'l Conf. on Machine Learning (ICML) , 2016 . Darryl D. Lin, Sachin S. Talathi, and V. Sreekanth Annapureddy. Fixed Point Quantization of Deep Convolutional Networks. Int'l Conf. on Machine Learning (ICML), 2016."},{"key":"e_1_3_2_2_30_1","volume-title":"Kwang-Ting Cheng. ReActNet: Towards Precise Binary Neural Network with Generalized Activation Functions. European Conf. on Computer Vision (ECCV)","author":"Liu Zechun","year":"2020","unstructured":"Zechun Liu , Zhiqiang Shen , Marios Savvides , and Kwang-Ting Cheng. ReActNet: Towards Precise Binary Neural Network with Generalized Activation Functions. European Conf. on Computer Vision (ECCV) , 2020 . Zechun Liu, Zhiqiang Shen, Marios Savvides, and Kwang-Ting Cheng. ReActNet: Towards Precise Binary Neural Network with Generalized Activation Functions. European Conf. on Computer Vision (ECCV), 2020."},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01267-0_44"},{"key":"e_1_3_2_2_32_1","volume-title":"European Conf. on Computer Vision (ECCV)","author":"Ma Ningning","year":"2018","unstructured":"Ningning Ma , Xiangyu Zhang , Hai-Tao Zheng , and Jian Sun . ShuffleNet V2 : Practical Guidelines for Efficient CNN Architecture Design . European Conf. on Computer Vision (ECCV) , Sep 2018 . Ningning Ma, Xiangyu Zhang, Hai-Tao Zheng, and Jian Sun. ShuffleNet V2: Practical Guidelines for Efficient CNN Architecture Design. European Conf. on Computer Vision (ECCV), Sep 2018."},{"key":"e_1_3_2_2_33_1","volume-title":"Training binary neural networks with real-to-binary convolutions. Int'l Conf. on Learning Representations (ICLR)","author":"Martinez Brais","year":"2020","unstructured":"Brais Martinez , Jing Yang , Adrian Bulat , and Georgios Tzimiropoulos . Training binary neural networks with real-to-binary convolutions. Int'l Conf. on Learning Representations (ICLR) , 2020 . Brais Martinez, Jing Yang, Adrian Bulat, and Georgios Tzimiropoulos. Training binary neural networks with real-to-binary convolutions. Int'l Conf. on Learning Representations (ICLR), 2020."},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00010"},{"key":"e_1_3_2_2_35_1","volume-title":"Andrew Y Ng. Reading Digits in Natural Images with Unsupervised Feature Learning. Conf. on Neural Information Processing Systems (NeurIPS)","author":"Netzer Yuval","year":"2011","unstructured":"Yuval Netzer , Tao Wang , Adam Coates , Alessandro Bissacco , Bo Wu , and Andrew Y Ng. Reading Digits in Natural Images with Unsupervised Feature Learning. Conf. on Neural Information Processing Systems (NeurIPS) , 2011 . Yuval Netzer, Tao Wang, Adam Coates, Alessandro Bissacco, Bo Wu, and Andrew Y Ng. Reading Digits in Natural Images with Unsupervised Feature Learning. Conf. on Neural Information Processing Systems (NeurIPS), 2011."},{"key":"e_1_3_2_2_36_1","volume-title":"High-Performance Deep Learning Library. Conf. on Neural Information Processing Systems (NeurIPS)","author":"Paszke Adam","year":"2019","unstructured":"Adam Paszke , Sam Gross , Francisco Massa , Adam Lerer , James Bradbury , Gregory Chanan , Trevor Killeen , Zeming Lin , Natalia Gimelshein , Luca Antiga , Alban Desmaison , Andreas Kopf , Edward Yang , Zachary DeVito , Martin Raison , Alykhan Tejani , Sasank Chilamkurthy , Benoit Steiner , Lu Fang , Junjie Bai , and Soumith Chintala . PyTorch : An Imperative Style , High-Performance Deep Learning Library. Conf. on Neural Information Processing Systems (NeurIPS) , 2019 . Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Desmaison, Andreas Kopf, Edward Yang, Zachary DeVito, Martin Raison, Alykhan Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith Chintala. PyTorch: An Imperative Style, High-Performance Deep Learning Library. Conf. on Neural Information Processing Systems (NeurIPS), 2019."},{"key":"e_1_3_2_2_37_1","volume-title":"Binary Neural Networks: A Survey. arXiv preprint arXiv:2004.03333","author":"Qin Haotong","year":"2020","unstructured":"Haotong Qin , Ruihao Gong , Xianglong Liu , Xiao Bai , Jingkuan Song , and Nicu Sebe . Binary Neural Networks: A Survey. arXiv preprint arXiv:2004.03333 , 2020 . Haotong Qin, Ruihao Gong, Xianglong Liu, Xiao Bai, Jingkuan Song, and Nicu Sebe. Binary Neural Networks: A Survey. arXiv preprint arXiv:2004.03333, 2020."},{"key":"e_1_3_2_2_38_1","volume-title":"Forward and Backward Information Retention for Accurate Binary Neural Networks. arXiv preprint arXiv:1909.10788","author":"Qin Haotong","year":"2019","unstructured":"Haotong Qin , Ruihao Gong , Xianglong Liu , Mingzhu Shen , Ziran Wei , Fengwei Yu , and Jingkuan Song . Forward and Backward Information Retention for Accurate Binary Neural Networks. arXiv preprint arXiv:1909.10788 , 2019 . Haotong Qin, Ruihao Gong, Xianglong Liu, Mingzhu Shen, Ziran Wei, Fengwei Yu, and Jingkuan Song. Forward and Backward Information Retention for Accurate Binary Neural Networks. arXiv preprint arXiv:1909.10788, 2019."},{"key":"e_1_3_2_2_39_1","volume-title":"Going Deeper with Embedded FPGA Platform for Convolutional Neural Network. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Qiu Jiantao","year":"2016","unstructured":"Jiantao Qiu , Jie Wang , Song Yao , Kaiyuan Guo , Boxun Li , Erjin Zhou , Jincheng Yu , Tianqi Tang , Ningyi Xu , Sen Song , Yu Wang , and Huazhong Yang . Going Deeper with Embedded FPGA Platform for Convolutional Neural Network. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2016 . Jiantao Qiu, Jie Wang, Song Yao, Kaiyuan Guo, Boxun Li, Erjin Zhou, Jincheng Yu, Tianqi Tang, Ningyi Xu, Sen Song, Yu Wang, and Huazhong Yang. Going Deeper with Embedded FPGA Platform for Convolutional Neural Network. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2016."},{"key":"e_1_3_2_2_40_1","volume-title":"Ali Farhadi. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks. European Conf. on Computer Vision (ECCV)","author":"Rastegari Mohammad","year":"2016","unstructured":"Mohammad Rastegari , Vicente Ordonez , Joseph Redmon , and Ali Farhadi. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks. European Conf. on Computer Vision (ECCV) , 2016 . Mohammad Rastegari, Vicente Ordonez, Joseph Redmon, and Ali Farhadi. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks. European Conf. on Computer Vision (ECCV), 2016."},{"key":"e_1_3_2_2_41_1","volume-title":"IEEE Conf. on Computer Vision and Pattern Recognition (CVPR)","author":"Sandler Mark","year":"2018","unstructured":"Mark Sandler , Andrew Howard , Menglong Zhu , Andrey Zhmoginov , and Liang-Chieh Chen . MobileNetV2 : Inverted Residuals and Linear Bottlenecks . IEEE Conf. on Computer Vision and Pattern Recognition (CVPR) , Jun 2018 . Mark Sandler, Andrew Howard, Menglong Zhu, Andrey Zhmoginov, and Liang-Chieh Chen. MobileNetV2: Inverted Residuals and Linear Bottlenecks. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR), Jun 2018."},{"key":"e_1_3_2_2_42_1","volume-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition. Int'l Conf. on Learning Representations (ICLR)","author":"Simonyan Karen","year":"2015","unstructured":"Karen Simonyan and Andrew Zisserman . Very Deep Convolutional Networks for Large-Scale Image Recognition. Int'l Conf. on Learning Representations (ICLR) , 2015 . Karen Simonyan and Andrew Zisserman. Very Deep Convolutional Networks for Large-Scale Image Recognition. Int'l Conf. on Learning Representations (ICLR), 2015."},{"key":"e_1_3_2_2_43_1","volume-title":"Throughput-Optimized OpenCL-Based FPGA Accelerator for Large-Scale Convolutional Neural Networks. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Suda Naveen","year":"2016","unstructured":"Naveen Suda , Vikas Chandra , Ganesh Dasika , Abinash Mohanty , Yufei Ma , Sarma Vrudhula , Jae-sun Seo, and Yu Cao . Throughput-Optimized OpenCL-Based FPGA Accelerator for Large-Scale Convolutional Neural Networks. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2016 . Naveen Suda, Vikas Chandra, Ganesh Dasika, Abinash Mohanty, Yufei Ma, Sarma Vrudhula, Jae-sun Seo, and Yu Cao. Throughput-Optimized OpenCL-Based FPGA Accelerator for Large-Scale Convolutional Neural Networks. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2016."},{"key":"e_1_3_2_2_44_1","volume-title":"AAAI Conf. on Artificial Intelligence (AAAI)","author":"Tang Wei","year":"2017","unstructured":"Wei Tang , Gang Hua , and Liang Wang . How to Train a Compact Binary Neural Network with High Accuracy ? AAAI Conf. on Artificial Intelligence (AAAI) , 2017 . Wei Tang, Gang Hua, and Liang Wang. How to Train a Compact Binary Neural Network with High Accuracy? AAAI Conf. on Artificial Intelligence (AAAI), 2017."},{"key":"e_1_3_2_2_45_1","volume-title":"Scalable Binarized Neural Network Inference. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Umuroglu Yaman","year":"2017","unstructured":"Yaman Umuroglu , Nicholas J. Fraser , Giulio Gambardella , Michaela Blott , Philip Leong , Magnus Jahre , and Kees Vissers . FINN: A Framework for Fast , Scalable Binarized Neural Network Inference. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2017 . Yaman Umuroglu, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Philip Leong, Magnus Jahre, and Kees Vissers. FINN: A Framework for Fast, Scalable Binarized Neural Network Inference. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2017."},{"key":"e_1_3_2_2_46_1","volume-title":"LUTNet: Rethinking Inference in FPGA Soft Logic. IEEE Symp. Field Programmable Custom Computing Machines (FCCM)","author":"Wang E.","year":"2019","unstructured":"E. Wang , J. J. Davis , P. Y. K. Cheung , and G. A. Constantinides . LUTNet: Rethinking Inference in FPGA Soft Logic. IEEE Symp. Field Programmable Custom Computing Machines (FCCM) , 2019 . E. Wang, J. J. Davis, P. Y. K. Cheung, and G. A. Constantinides. LUTNet: Rethinking Inference in FPGA Soft Logic. IEEE Symp. Field Programmable Custom Computing Machines (FCCM), 2019."},{"key":"e_1_3_2_2_47_1","volume-title":"Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA. Int'l Conf. on Field Programmable Logic and Applications (FPL)","author":"Wang Junsong","year":"2018","unstructured":"Junsong Wang , Qiuwen Lou , Xiaofan Zhang , Chao Zhu , Yonghua Lin , and Deming Chen . Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA. Int'l Conf. on Field Programmable Logic and Applications (FPL) , 2018 . Junsong Wang, Qiuwen Lou, Xiaofan Zhang, Chao Zhu, Yonghua Lin, and Deming Chen. Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA. Int'l Conf. on Field Programmable Logic and Applications (FPL), 2018."},{"key":"e_1_3_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"e_1_3_2_2_49_1","volume-title":"A High-Performance CNN Processor Based on FPGA for MobileNets. Int'l Conf. on Field Programmable Logic and Applications (FPL)","author":"Wu D.","year":"2019","unstructured":"D. Wu , Y. Zhang , X. Jia , L. Tian , T. Li , L. Sui , D. Xie , and Y. Shan . A High-Performance CNN Processor Based on FPGA for MobileNets. Int'l Conf. on Field Programmable Logic and Applications (FPL) , 2019 . D. Wu, Y. Zhang, X. Jia, L. Tian, T. Li, L. Sui, D. Xie, and Y. Shan. A High-Performance CNN Processor Based on FPGA for MobileNets. Int'l Conf. on Field Programmable Logic and Applications (FPL), 2019."},{"key":"e_1_3_2_2_50_1","volume-title":"A Fully Onchip Binarized Convolutional Neural Network FPGA Impelmentation with Accurate Inference. Int'l Symp. on Low Power Electronics and Design","author":"Yang Li","year":"2018","unstructured":"Li Yang , Zhezhi He , and Deliang Fan . A Fully Onchip Binarized Convolutional Neural Network FPGA Impelmentation with Accurate Inference. Int'l Symp. on Low Power Electronics and Design , 2018 . Li Yang, Zhezhi He, and Deliang Fan. A Fully Onchip Binarized Convolutional Neural Network FPGA Impelmentation with Accurate Inference. Int'l Symp. on Low Power Electronics and Design, 2018."},{"key":"e_1_3_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293902"},{"key":"e_1_3_2_2_52_1","volume-title":"Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks. Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Zhang C.","year":"2016","unstructured":"C. Zhang , Zhenman Fang , Peipei Zhou , Peichen Pan , and Jason Cong . Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks. Int'l Conf. on Computer-Aided Design (ICCAD) , 2016 . C. Zhang, Zhenman Fang, Peipei Zhou, Peichen Pan, and Jason Cong. Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks. Int'l Conf. on Computer-Aided Design (ICCAD), 2016."},{"key":"e_1_3_2_2_53_1","volume-title":"Improving the Performance of OpenCL-Based FPGA Accelerator for Convolutional Neural Network. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Zhang Jialiang","year":"2017","unstructured":"Jialiang Zhang and Jing Li . Improving the Performance of OpenCL-Based FPGA Accelerator for Convolutional Neural Network. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , 2017 . Jialiang Zhang and Jing Li. Improving the Performance of OpenCL-Based FPGA Accelerator for Convolutional Neural Network. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), 2017."},{"key":"e_1_3_2_2_54_1","volume-title":"Jian Sun. ShuffleNet: An Extremely Efficient Convolutional Neural Network for Mobile Devices. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR)","author":"Zhang Xiangyu","year":"2018","unstructured":"Xiangyu Zhang , Xinyu Zhou , Mengxiao Lin , and Jian Sun. ShuffleNet: An Extremely Efficient Convolutional Neural Network for Mobile Devices. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR) , Jun 2018 . Xiangyu Zhang, Xinyu Zhou, Mengxiao Lin, and Jian Sun. ShuffleNet: An Extremely Efficient Convolutional Neural Network for Mobile Devices. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR), Jun 2018."},{"key":"e_1_3_2_2_55_1","volume-title":"Precision Gating: Improving Neural Network Efficiency with Dynamic Dual-Precision Activations. Int'l Conf. on Learning Representations (ICLR)","author":"Zhang Yichi","year":"2020","unstructured":"Yichi Zhang , Ritchie Zhao , Weizhe Hua , Nayun Xu , G. Edward Suh , and Zhiru Zhang . Precision Gating: Improving Neural Network Efficiency with Dynamic Dual-Precision Activations. Int'l Conf. on Learning Representations (ICLR) , 2020 . Yichi Zhang, Ritchie Zhao, Weizhe Hua, Nayun Xu, G. Edward Suh, and Zhiru Zhang. Precision Gating: Improving Neural Network Efficiency with Dynamic Dual-Precision Activations. Int'l Conf. on Learning Representations (ICLR), 2020."},{"key":"e_1_3_2_2_56_1","volume-title":"Jun","author":"Zhao Ritchie","year":"2019","unstructured":"Ritchie Zhao , Yuwei Hu , Jordan Dotzel , Chris De Sa, and Zhiru Zhang. Improving Neural Network Quantization without Retraining using Outlier Channel Splitting. Int'l Conf. on Machine Learning (ICML) , Jun 2019 . Ritchie Zhao, Yuwei Hu, Jordan Dotzel, Chris De Sa, and Zhiru Zhang. Improving Neural Network Quantization without Retraining using Outlier Channel Splitting. Int'l Conf. on Machine Learning (ICML), Jun 2019."},{"key":"e_1_3_2_2_57_1","volume-title":"Feb","author":"Zhao Ritchie","year":"2017","unstructured":"Ritchie Zhao , Weinan Song , Wentao Zhang , Tianwei Xing , Jeng-Hau Lin , Mani Srivastava , Rajesh Gupta , and Zhiru Zhang . Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA) , Feb 2017 . Ritchie Zhao, Weinan Song, Wentao Zhang, Tianwei Xing, Jeng-Hau Lin, Mani Srivastava, Rajesh Gupta, and Zhiru Zhang. Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA), Feb 2017."},{"key":"e_1_3_2_2_58_1","volume-title":"CoRR","author":"Zhou Shuchang","year":"2016","unstructured":"Shuchang Zhou , Zekun Ni , Xinyu Zhou , He Wen , Yuxin Wu , and Yuheng Zou . DoReFa-Net : Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients . CoRR , 2016 . Shuchang Zhou, Zekun Ni, Xinyu Zhou, He Wen, Yuxin Wu, and Yuheng Zou. DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients. CoRR, 2016."},{"key":"e_1_3_2_2_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00506"},{"key":"e_1_3_2_2_60_1","volume-title":"Ian Reid. Towards Effective Low-Bitwidth Convolutional Neural Networks. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR)","author":"Zhuang Bohan","year":"2018","unstructured":"Bohan Zhuang , Chunhua Shen , Mingkui Tan , Lingqiao Liu , and Ian Reid. Towards Effective Low-Bitwidth Convolutional Neural Networks. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR) , Jun 2018 . Bohan Zhuang, Chunhua Shen, Mingkui Tan, Lingqiao Liu, and Ian Reid. Towards Effective Low-Bitwidth Convolutional Neural Networks. IEEE Conf. on Computer Vision and Pattern Recognition (CVPR), Jun 2018."}],"event":{"name":"FPGA '21: The 2021 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439296","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439296","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:31Z","timestamp":1750195891000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439296"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":60,"alternative-id":["10.1145\/3431920.3439296","10.1145\/3431920"],"URL":"https:\/\/doi.org\/10.1145\/3431920.3439296","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}