{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T02:24:52Z","timestamp":1783995892488,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006234","name":"Sandia National Laboratories","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006234","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8750-17-1-0059"],"award-info":[{"award-number":["FA8750-17-1-0059"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3431920.3439297","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T23:15:47Z","timestamp":1613862947000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Top-down Physical Design of Soft Embedded FPGA Fabrics"],"prefix":"10.1145","author":[{"given":"Prashanth","family":"Mohan","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Oguz","family":"Atli","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Kibar","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"suffix":"V","given":"Mohammed","family":"Zackriya","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ken","family":"Mai","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"Proceedings 2002 Design Automation Conference (IEEE Cat. No. 02CH37324)","author":"Abramovici M.","unstructured":"M. Abramovici , C. Stroud , and M. Emmert . 2002. Using embedded FPGAs for SoC yield improvement . In Proceedings 2002 Design Automation Conference (IEEE Cat. No. 02CH37324) . 713--724. M. Abramovici, C. Stroud, and M. Emmert. 2002. Using embedded FPGAs for SoC yield improvement. In Proceedings 2002 Design Automation Conference (IEEE Cat. No. 02CH37324). 713--724."},{"key":"e_1_3_2_2_2_1","volume-title":"IEEE Computer Society Annual Symposiumon Emerging VLSI Technologies and Architectures (ISVLSI'06)","author":"Aken-Ova V.","unstructured":"V. Aken-Ova and R. Saleh . 2006. A \"soft++\" eFPGA physical design approach with case studies in 180nm and 90nm . In IEEE Computer Society Annual Symposiumon Emerging VLSI Technologies and Architectures (ISVLSI'06) . 6 pp.--. https:\/\/doi.org\/10.1109\/ISVLSI.2006.1 V. Aken-Ova and R. Saleh. 2006. A \"soft++\" eFPGA physical design approach with case studies in 180nm and 90nm. In IEEE Computer Society Annual Symposiumon Emerging VLSI Technologies and Architectures (ISVLSI'06). 6 pp.--. https:\/\/doi.org\/10.1109\/ISVLSI.2006.1"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_2_5_1","volume":"201","author":"Baumgarten A.","unstructured":"A. Baumgarten , A. Tyagi , and J. Zambreno. 201 0. Preventing IC Piracy Using Reconfigurable Logic Barriers.IEEE Design Test of Computers 27, 1 (Jan 2010), 66--75. https:\/\/doi.org\/10.1109\/MDT.2010.24 A. Baumgarten, A. Tyagi, and J. Zambreno. 2010. Preventing IC Piracy Using Reconfigurable Logic Barriers.IEEE Design Test of Computers 27, 1 (Jan 2010), 66--75. https:\/\/doi.org\/10.1109\/MDT.2010.24","journal-title":"J. Zambreno."},{"key":"e_1_3_2_2_6_1","volume-title":"VPR: a new packing, placement androuting tool for FPGA research","author":"Betz Vaughn","unstructured":"Vaughn Betz and Jonathan Rose . 1997. VPR: a new packing, placement androuting tool for FPGA research . In Field-Programmable Logic and Applications,Wayne Luk, Peter Y. K. Cheung, and Manfred Glesner (Eds.). Springer Berlin Heidelberg , Berlin, Heidelberg , 213--222. Vaughn Betz and Jonathan Rose. 1997. VPR: a new packing, placement androuting tool for FPGA research. In Field-Programmable Logic and Applications,Wayne Luk, Peter Y. K. Cheung, and Manfred Glesner (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 213--222."},{"key":"e_1_3_2_2_7_1","unstructured":"David Chinnery and Kurt Keutzer. 2000. Closing the gap between ASIC andcustom: an ASIC perspective. 637--642. https:\/\/doi.org\/10.1109\/DAC.2000.855391  David Chinnery and Kurt Keutzer. 2000. Closing the gap between ASIC andcustom: an ASIC perspective. 637--642. https:\/\/doi.org\/10.1109\/DAC.2000.855391"},{"key":"e_1_3_2_2_8_1","volume-title":"Anderson","author":"Kim Jin Hee","year":"2017","unstructured":"Jin Hee Kim and Jason H . Anderson . 2017 . Synthesizable Standard Cell FPGAFabrics Targetable by the Verilog-to-Routing CAD Flow. ACM Trans. Reconfigurable Technol. Syst.10, 2, Article 11 (April 2017), 23 pages. https:\/\/doi.org\/10.1145\/3024063 Jin Hee Kim and Jason H. Anderson. 2017. Synthesizable Standard Cell FPGAFabrics Targetable by the Verilog-to-Routing CAD Flow. ACM Trans. Reconfigurable Technol. Syst.10, 2, Article 11 (April 2017), 23 pages. https:\/\/doi.org\/10.1145\/3024063"},{"key":"e_1_3_2_2_9_1","volume-title":"Cycle-Free FPGA Routing Graphs. In The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays(FPGA '20)","author":"Li Ang","year":"2020","unstructured":"Ang Li and David Wentzlaff . 2020 . Cycle-Free FPGA Routing Graphs. In The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays(FPGA '20) . Association for Computing Machinery, New York, NY, USA, 322. https:\/\/doi.org\/10.1145\/3373087.3375354 Ang Li and David Wentzlaff. 2020. Cycle-Free FPGA Routing Graphs. In The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays(FPGA '20). Association for Computing Machinery, New York, NY, USA, 322. https:\/\/doi.org\/10.1145\/3373087.3375354"},{"key":"e_1_3_2_2_10_1","volume-title":"Retrieved","author":"Ventures Potential","year":"2004","unstructured":"Potential Ventures . 2004 --2019. welcome to cocotb's documentation . Retrieved September 15, 2019 from https:\/\/cocotb.readthedocs.io Potential Ventures. 2004--2019. welcome to cocotb's documentation. Retrieved September 15, 2019 from https:\/\/cocotb.readthedocs.io"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_3_2_2_12_1","volume-title":"Frank Gurkaynak, Timothy Saxe, Mao Wang, Ket Chong Yap, and Luca Benini.","author":"Schiavone Pasquale Davide","year":"2020","unstructured":"Pasquale Davide Schiavone , Davide Rossi , Alfio Di Mauro , Frank Gurkaynak, Timothy Saxe, Mao Wang, Ket Chong Yap, and Luca Benini. 2020 . Arnold: an eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End-Nodes . arXiv:arXiv:2006.14256 Pasquale Davide Schiavone, Davide Rossi, Alfio Di Mauro, Frank Gurkaynak, Timothy Saxe, Mao Wang, Ket Chong Yap, and Luca Benini. 2020. Arnold: an eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End-Nodes. arXiv:arXiv:2006.14256"},{"key":"e_1_3_2_2_13_1","volume-title":"2019 International Conference on Field-Programmable Technology (ICFPT). 247--250","author":"Tang X.","unstructured":"X. Tang , E. Giacomin , A. Alacchi , and P. Gaillardon . 2019. A Study on Switch Block Patterns for Tileable FPGA Routing Architectures . In 2019 International Conference on Field-Programmable Technology (ICFPT). 247--250 . X. Tang, E. Giacomin, A. Alacchi, and P. Gaillardon. 2019. A Study on Switch Block Patterns for Tileable FPGA Routing Architectures. In 2019 International Conference on Field-Programmable Technology (ICFPT). 247--250."},{"key":"e_1_3_2_2_15_1","volume-title":"2019 Symposium on VLSI Circuits. C34--C35","author":"Whatmough P. N.","unstructured":"P. N. Whatmough , S. K. Lee , M. Donato , H. Hsueh , S. Xi , U. Gupta , L. Pentecost , G. G. Ko , D. Brooks , and G. Wei . 2019. A 16nm 25mm2 SoC with a 54.5x Flexibility-Efficiency Range from Dual-Core Arm Cortex-A53 to eFPGA and Cache-Coherent Accelerators . In 2019 Symposium on VLSI Circuits. C34--C35 . P. N. Whatmough, S. K. Lee, M. Donato, H. Hsueh, S. Xi, U. Gupta, L. Pentecost, G. G. Ko, D. Brooks, and G. Wei. 2019. A 16nm 25mm2 SoC with a 54.5x Flexibility-Efficiency Range from Dual-Core Arm Cortex-A53 to eFPGA and Cache-Coherent Accelerators. In 2019 Symposium on VLSI Circuits. C34--C35."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"crossref","unstructured":"S. J. E. Wilton N. Kafafi J. C. H. Wu K. A. Bozman V. O. Aken-Ova and R. Saleh. 2005. Design considerations for soft embedded programmable logic cores.IEEEJournal of Solid-State Circuits40 2 (Feb 2005) 485--497. https:\/\/doi.org\/10.1109\/JSSC.2004.841038  S. J. E. Wilton N. Kafafi J. C. H. Wu K. A. Bozman V. O. Aken-Ova and R. Saleh. 2005. Design considerations for soft embedded programmable logic cores.IEEEJournal of Solid-State Circuits40 2 (Feb 2005) 485--497. https:\/\/doi.org\/10.1109\/JSSC.2004.841038","DOI":"10.1109\/JSSC.2004.841038"},{"key":"e_1_3_2_2_17_1","unstructured":"Clifford Wolf. [n. d.]. Yosys Open SYnthesis Suite. http:\/\/www.clifford.at\/yosys\/.  Clifford Wolf. [n. d.]. Yosys Open SYnthesis Suite. http:\/\/www.clifford.at\/yosys\/."},{"key":"e_1_3_2_2_18_1","volume-title":"Design and Verification of a \"Soft\" eFPGA Using New Method.Advanced Materials Research 705 (06","author":"Xie Xiao","year":"2013","unstructured":"Xiao Xie , Ping Li , and Wei Li. 2013. Design and Verification of a \"Soft\" eFPGA Using New Method.Advanced Materials Research 705 (06 2013 ), 301--306. https:\/\/doi.org\/10.4028\/www.scientific.net\/AMR.705.301 Xiao Xie, Ping Li, and Wei Li. 2013. Design and Verification of a \"Soft\" eFPGA Using New Method.Advanced Materials Research 705 (06 2013), 301--306. https:\/\/doi.org\/10.4028\/www.scientific.net\/AMR.705.301"}],"event":{"name":"FPGA '21: The 2021 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439297","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439297","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:31Z","timestamp":1750195891000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439297"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":16,"alternative-id":["10.1145\/3431920.3439297","10.1145\/3431920"],"URL":"https:\/\/doi.org\/10.1145\/3431920.3439297","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}