{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:49:46Z","timestamp":1781837386545,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":71,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/R024642\/1"],"award-info":[{"award-number":["EP\/R024642\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3431920.3439302","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T23:15:47Z","timestamp":1613862947000},"page":"45-56","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":59,"title":["FABulous: An Embedded FPGA Framework"],"prefix":"10.1145","author":[{"given":"Dirk","family":"Koch","sequence":"first","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nguyen","family":"Dao","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bea","family":"Healy","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jing","family":"Yu","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Attwood","sequence":"additional","affiliation":[{"name":"Liverpool John Moores University, Liverpool, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"C. Wolf \"Yosys Open SYnthesis Suite \" http:\/\/www.clifford.at\/yosys\/. C. Wolf \"Yosys Open SYnthesis Suite \" http:\/\/www.clifford.at\/yosys\/."},{"key":"e_1_3_2_2_2_1","unstructured":"Berkeley Logic Synthesis and Verification Group \"ABC: A System for Sequential Synthesis and Verification \" http:\/\/www.eecs.berkeley.edu\/alanmi\/abc\/. Berkeley Logic Synthesis and Verification Group \"ABC: A System for Sequential Synthesis and Verification \" http:\/\/www.eecs.berkeley.edu\/alanmi\/abc\/."},{"key":"e_1_3_2_2_3_1","first-page":"213","volume-title":"VPR: a New Packing, Placement and Routing Tool for FPGA Research,\" in Field-Programmable Logic and Applications (FPL)","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose , \" VPR: a New Packing, Placement and Routing Tool for FPGA Research,\" in Field-Programmable Logic and Applications (FPL) . Springer Berlin Heidelberg , 1997 , pp. 213 -- 222 . V. Betz and J. Rose, \"VPR: a New Packing, Placement and Routing Tool for FPGA Research,\" in Field-Programmable Logic and Applications (FPL). Springer Berlin Heidelberg, 1997, pp. 213--222."},{"key":"e_1_3_2_2_4_1","unstructured":"D. Shah E. Hung C. Wolf S. Bazanski D. Gisselquist and M. Milanovic \"Yosys D. Shah E. Hung C. Wolf S. Bazanski D. Gisselquist and M. Milanovic \"Yosys"},{"key":"e_1_3_2_2_5_1","volume-title":"An Open Source Framework from Verilog to Bitstream for Commercial FPGAs,\" in IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","year":"2019","unstructured":"nextpnr : An Open Source Framework from Verilog to Bitstream for Commercial FPGAs,\" in IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) , 2019 . nextpnr: An Open Source Framework from Verilog to Bitstream for Commercial FPGAs,\" in IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2019."},{"key":"e_1_3_2_2_6_1","volume-title":"Bitman: A tool and api for fpga bitstream manipulations,\" in Design, Automation, and Test in Europe (DATE)","author":"Pham K.","year":"2017","unstructured":"K. Pham , E. Horta , and D. Koch , \" Bitman: A tool and api for fpga bitstream manipulations,\" in Design, Automation, and Test in Europe (DATE) , 2017 . K. Pham, E. Horta, and D. Koch, \"Bitman: A tool and api for fpga bitstream manipulations,\" in Design, Automation, and Test in Europe (DATE), 2017."},{"key":"e_1_3_2_2_7_1","volume-title":"UG574: UltraScale Architecture Configurable Logic Block. [Online]. Available: https:\/\/www.xilinx.com\/support\/documen-tation\/user_guides\/ug574-ultrascale-clb.pdf","author":"Xilinx Inc.","year":"2017","unstructured":"Xilinx Inc. ( 2017 ) UG574: UltraScale Architecture Configurable Logic Block. [Online]. Available: https:\/\/www.xilinx.com\/support\/documen-tation\/user_guides\/ug574-ultrascale-clb.pdf Xilinx Inc. (2017) UG574: UltraScale Architecture Configurable Logic Block. [Online]. Available: https:\/\/www.xilinx.com\/support\/documen-tation\/user_guides\/ug574-ultrascale-clb.pdf"},{"key":"e_1_3_2_2_8_1","volume-title":"Intel Stratix 10 Logic Array Blocks and Adaptive Logic Modules User Guide. [Online]. Available: https:\/\/www.intel.com\/ content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/stratix-10\/ug-s10-lab.pdf","author":"Intel Inc.","year":"2020","unstructured":"Intel Inc. ( 2020 ) Intel Stratix 10 Logic Array Blocks and Adaptive Logic Modules User Guide. [Online]. Available: https:\/\/www.intel.com\/ content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/stratix-10\/ug-s10-lab.pdf Intel Inc. (2020) Intel Stratix 10 Logic Array Blocks and Adaptive Logic Modules User Guide. [Online]. Available: https:\/\/www.intel.com\/ content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/stratix-10\/ug-s10-lab.pdf"},{"key":"e_1_3_2_2_9_1","volume-title":"Xilinx 2005 Annual Report and Proxy. [Online]. Available: http:\/\/media.corporate-ir.net\/media_files\/IROL\/75\/75919\/reports\/annual2005\/XLNX_AR_05\/pdf\/Xilinx_Full_2005_AR.pdf","author":"Xilinx Inc.","year":"2005","unstructured":"Xilinx Inc. ( 2005 ) Xilinx 2005 Annual Report and Proxy. [Online]. Available: http:\/\/media.corporate-ir.net\/media_files\/IROL\/75\/75919\/reports\/annual2005\/XLNX_AR_05\/pdf\/Xilinx_Full_2005_AR.pdf Xilinx Inc. (2005) Xilinx 2005 Annual Report and Proxy. [Online]. Available: http:\/\/media.corporate-ir.net\/media_files\/IROL\/75\/75919\/reports\/annual2005\/XLNX_AR_05\/pdf\/Xilinx_Full_2005_AR.pdf"},{"key":"e_1_3_2_2_10_1","volume-title":"SE 5.2i Delivers Head Start to Spartan-3 Designers. [Online]. Available: https:\/\/www.xilinx.com\/publications\/archives\/xcell\/Xcell46.pdf","author":"Hansen L.","year":"2003","unstructured":"L. Hansen . ( 2003 ) SE 5.2i Delivers Head Start to Spartan-3 Designers. [Online]. Available: https:\/\/www.xilinx.com\/publications\/archives\/xcell\/Xcell46.pdf L. Hansen. (2003) SE 5.2i Delivers Head Start to Spartan-3 Designers. [Online]. Available: https:\/\/www.xilinx.com\/publications\/archives\/xcell\/Xcell46.pdf"},{"key":"e_1_3_2_2_11_1","volume-title":"Xilinx 2003 Annual Report and Proxy. [Online]. Available: http:\/\/investor.xilinx.com\/static-files\/3266328c-a6e6--4048-bf45--486b984e8dbd","author":"X. Inc.","year":"2003","unstructured":"X. Inc. ( 2003 ) Xilinx 2003 Annual Report and Proxy. [Online]. Available: http:\/\/investor.xilinx.com\/static-files\/3266328c-a6e6--4048-bf45--486b984e8dbd X. Inc. (2003) Xilinx 2003 Annual Report and Proxy. [Online]. Available: http:\/\/investor.xilinx.com\/static-files\/3266328c-a6e6--4048-bf45--486b984e8dbd"},{"key":"e_1_3_2_2_12_1","volume-title":"Altera Introduces APEX II Family. [Online]. Available: https:\/\/www.edn.com\/altera-introduces-apex-ii-family\/","author":"EDN.","year":"2001","unstructured":"EDN. ( 2001 ) Altera Introduces APEX II Family. [Online]. Available: https:\/\/www.edn.com\/altera-introduces-apex-ii-family\/ EDN. (2001) Altera Introduces APEX II Family. [Online]. Available: https:\/\/www.edn.com\/altera-introduces-apex-ii-family\/"},{"key":"e_1_3_2_2_13_1","volume-title":"Altera 2002 Annual Report. [Online]. Available: https:\/\/www.annualreports.com\/HostedData\/AnnualReportArchive\/a\/ NASDAQ_ALTR_2002.pdf","author":"Altera Inc.","year":"2002","unstructured":"Altera Inc. ( 2002 ) Altera 2002 Annual Report. [Online]. Available: https:\/\/www.annualreports.com\/HostedData\/AnnualReportArchive\/a\/ NASDAQ_ALTR_2002.pdf Altera Inc. (2002) Altera 2002 Annual Report. [Online]. Available: https:\/\/www.annualreports.com\/HostedData\/AnnualReportArchive\/a\/ NASDAQ_ALTR_2002.pdf"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887921"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"crossref","unstructured":"A. DeHon \"Fundamental Underpinnings of Reconfigurable Computing Architectures \" Proceedings of the IEEE 2015. A. DeHon \"Fundamental Underpinnings of Reconfigurable Computing Architectures \" Proceedings of the IEEE 2015.","DOI":"10.1109\/JPROC.2014.2387696"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"e_1_3_2_2_17_1","volume-title":"Department of ECE","author":"Wilton S.","year":"1997","unstructured":"S. Wilton , \" Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memories ,\" Ph. D. dissertation , Department of ECE , University of Toronto , Toronto, Canada , 1997 . S. Wilton, \"Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memories,\" Ph.D. dissertation, Department of ECE, University of Toronto, Toronto, Canada, 1997."},{"key":"e_1_3_2_2_18_1","volume-title":"Global Embedded FPGA Market by Technology Forecast","author":"Research Allied Market","year":"2017","unstructured":"Allied Market Research . ( 2017 ) Global Embedded FPGA Market by Technology Forecast , 2018--2024. [Online]. Available: https:\/\/www.iedmarketresearch.com\/embedded-fpga-market Allied Market Research. (2017) Global Embedded FPGA Market by Technology Forecast, 2018--2024. [Online]. Available: https:\/\/www.iedmarketresearch.com\/embedded-fpga-market"},{"key":"e_1_3_2_2_19_1","volume-title":"Evolution of our eFPGA Architecture. [Online]. Available: https:\/\/www.quicklogic.com\/products\/efpga\/efpga-technology\/","author":"Q. Corporation","year":"2018","unstructured":"Q. Corporation . ( 2018 ) Evolution of our eFPGA Architecture. [Online]. Available: https:\/\/www.quicklogic.com\/products\/efpga\/efpga-technology\/ Q. Corporation. (2018) Evolution of our eFPGA Architecture. [Online]. Available: https:\/\/www.quicklogic.com\/products\/efpga\/efpga-technology\/"},{"key":"e_1_3_2_2_20_1","volume-title":"Flex Logix eFPGAs. [Online]. Available: https:\/\/flex-logix.com\/efpga\/","author":"Technologies I. Flex Logix","year":"2018","unstructured":"I. Flex Logix Technologies . ( 2018 ) Flex Logix eFPGAs. [Online]. Available: https:\/\/flex-logix.com\/efpga\/ I. Flex Logix Technologies. (2018) Flex Logix eFPGAs. [Online]. Available: https:\/\/flex-logix.com\/efpga\/"},{"key":"e_1_3_2_2_21_1","volume-title":"Menta eFPGA Website. [Online]. Available: https:\/\/www.menta-efpga.com\/","author":"M. Corporation","year":"2018","unstructured":"M. Corporation . ( 2018 ) Menta eFPGA Website. [Online]. Available: https:\/\/www.menta-efpga.com\/ M. Corporation. (2018) Menta eFPGA Website. [Online]. Available: https:\/\/www.menta-efpga.com\/"},{"key":"e_1_3_2_2_22_1","volume-title":"Speedcore Embedded FPGA IP. [Online]. Available: https:\/\/www.achronix.com\/product\/speedcore","author":"Semiconductor A.","year":"2019","unstructured":"A. Semiconductor . ( 2019 ) Speedcore Embedded FPGA IP. [Online]. Available: https:\/\/www.achronix.com\/product\/speedcore A. Semiconductor. (2019) Speedcore Embedded FPGA IP. [Online]. Available: https:\/\/www.achronix.com\/product\/speedcore"},{"key":"e_1_3_2_2_23_1","volume-title":"NanoExplore Website. [Online]. Available: https:\/\/www.nanoxplore.com\/","year":"2020","unstructured":"NanoExplore. ( 2020 ) NanoExplore Website. [Online]. Available: https:\/\/www.nanoxplore.com\/ NanoExplore. (2020) NanoExplore Website. [Online]. Available: https:\/\/www.nanoxplore.com\/"},{"key":"e_1_3_2_2_24_1","volume-title":"Trion FPGA Overview. [Online]. Available: https:\/\/www.efinixinc.com\/products-trion.html","author":"E. Inc.","year":"2020","unstructured":"E. Inc. ( 2020 ) Trion FPGA Overview. [Online]. Available: https:\/\/www.efinixinc.com\/products-trion.html E. Inc. (2020) Trion FPGA Overview. [Online]. Available: https:\/\/www.efinixinc.com\/products-trion.html"},{"key":"e_1_3_2_2_25_1","volume-title":"Efinix\u00ae Partners with Samsung to Develop Quantum? eFPGAs on 10nm Silicon Process. [Online]. Available: https:\/\/www.efinixinc.com\/company-pr-efinix-partners-with-samsung-for-10nm.html","author":"E. Inc.","year":"2019","unstructured":"E. Inc. ( 2019 ) Efinix\u00ae Partners with Samsung to Develop Quantum? eFPGAs on 10nm Silicon Process. [Online]. Available: https:\/\/www.efinixinc.com\/company-pr-efinix-partners-with-samsung-for-10nm.html ----. (2019) Efinix\u00ae Partners with Samsung to Develop Quantum? eFPGAs on 10nm Silicon Process. [Online]. Available: https:\/\/www.efinixinc.com\/company-pr-efinix-partners-with-samsung-for-10nm.html"},{"key":"e_1_3_2_2_26_1","volume-title":"Reconfigurable Technol. Syst.","volume":"7","author":"Luu J.","unstructured":"J. Luu , J. Goeders , M. Wainberg , A. Somerville , T. Yu , K. Nasartschuk , M. Nasr , S. Wang , T. Liu , N. Ahmed , K. B. Kent , J. Anderson , J. Rose , and V. Betz , \" VTR 7.0: Next Generation Architecture and CAD System for FPGAs,\" ACM Trans . Reconfigurable Technol. Syst. , vol. 7 , no. 2, Jul. 2014. [Online]. Available: http:\/\/doi.acm.org\/10.1145\/2617593 J. Luu, J. Goeders, M. Wainberg, A. Somerville, T. Yu, K. Nasartschuk, M. Nasr, S. Wang, T. Liu, N. Ahmed, K. B. Kent, J. Anderson, J. Rose, and V. Betz, \"VTR 7.0: Next Generation Architecture and CAD System for FPGAs,\" ACM Trans. Reconfigurable Technol. Syst., vol. 7, no. 2, Jul. 2014. [Online]. Available: http:\/\/doi.acm.org\/10.1145\/2617593"},{"key":"e_1_3_2_2_27_1","volume-title":"Synthesizable FPGA Fabrics Targetable by the Verilog-to-Routing (VTR) CAD flow,\" in Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL)","author":"Kim Jin Hee","year":"2015","unstructured":"Jin Hee Kim and J. H. Anderson , \" Synthesizable FPGA Fabrics Targetable by the Verilog-to-Routing (VTR) CAD flow,\" in Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL) , 2015 . Jin Hee Kim and J. H. Anderson, \"Synthesizable FPGA Fabrics Targetable by the Verilog-to-Routing (VTR) CAD flow,\" in Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL), 2015."},{"key":"e_1_3_2_2_28_1","volume-title":"Reconfigurable Technol. Syst.","volume":"10","author":"Kim J. H.","unstructured":"J. H. Kim and J. H. Anderson , \" Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow,\" ACM Trans . Reconfigurable Technol. Syst. , vol. 10 , no. 2, Apr. 2017. [Online]. Available: https:\/\/doi.org\/10.1145\/3024063 J. H. Kim and J. H. Anderson, \"Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow,\" ACM Trans. Reconfigurable Technol. Syst., vol. 10, no. 2, Apr. 2017. [Online]. Available: https:\/\/doi.org\/10.1145\/3024063"},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/FPT.2018.00040","volume-title":"Synthesizable Heterogeneous FPGA Fabrics,\" in 2018 International Conference on Field-Programmable Technology (FPT)","author":"Grady B.","year":"2018","unstructured":"B. Grady and J. H. Anderson , \" Synthesizable Heterogeneous FPGA Fabrics,\" in 2018 International Conference on Field-Programmable Technology (FPT) , 2018 , pp. 222 -- 229 . B. Grady and J. H. Anderson, \"Synthesizable Heterogeneous FPGA Fabrics,\" in 2018 International Conference on Field-Programmable Technology (FPT), 2018, pp. 222--229."},{"key":"e_1_3_2_2_30_1","volume-title":"A Top-Down Design Methodology for Synthesizing FPGA Fabrics Using Standard ASIC Flow,\" in Proceedings of the 28th ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Mohan P.","year":"2020","unstructured":"P. Mohan , O. Atli , O. O. Kibar , and K. Mai , \" A Top-Down Design Methodology for Synthesizing FPGA Fabrics Using Standard ASIC Flow,\" in Proceedings of the 28th ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) , 2020 . P. Mohan, O. Atli, O. O. Kibar, and K. Mai, \"A Top-Down Design Methodology for Synthesizing FPGA Fabrics Using Standard ASIC Flow,\" in Proceedings of the 28th ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), 2020."},{"key":"e_1_3_2_2_31_1","volume-title":"University of California at Berkeley","author":"Liu H. J.","year":"2014","unstructured":"H. J. Liu , \" Archipelago - An Open Source FPGA with Toolflow Support ,\" Master's thesis , University of California at Berkeley , 2014 . H. J. Liu, \"Archipelago - An Open Source FPGA with Toolflow Support,\" Master's thesis, University of California at Berkeley, 2014."},{"key":"e_1_3_2_2_32_1","unstructured":"P. University \"Princeton Reconfigurable Gate Array \" 2019. [Online]. Available: https:\/\/prga.readthedocs.io\/en\/latest\/ P. University \"Princeton Reconfigurable Gate Array \" 2019. [Online]. Available: https:\/\/prga.readthedocs.io\/en\/latest\/"},{"key":"e_1_3_2_2_33_1","volume-title":"PRGA: An Open-source Framework for Building and Using Custom FPGAs,\" in Proceedings of the 1st Workshop on Open-Source Design Automation (OSDA)","author":"Li A.","year":"2019","unstructured":"A. Li and D. Wentzlaff , \" PRGA: An Open-source Framework for Building and Using Custom FPGAs,\" in Proceedings of the 1st Workshop on Open-Source Design Automation (OSDA) , 2019 . A. Li and D. Wentzlaff, \"PRGA: An Open-source Framework for Building and Using Custom FPGAs,\" in Proceedings of the 1st Workshop on Open-Source Design Automation (OSDA), 2019."},{"key":"e_1_3_2_2_34_1","first-page":"215","volume":"01","author":"Kuon I.","year":"2005","unstructured":"I. Kuon , A. Egier , and J. Rose , \"Design, Layout and Verification of an FPGA using Automated Tools,\" 01 2005 , pp. 215 -- 226 . I. Kuon, A. Egier, and J. Rose, \"Design, Layout and Verification of an FPGA using Automated Tools,\" 01 2005, pp. 215--226.","journal-title":"\"Design, Layout and Verification of an FPGA using Automated Tools,\""},{"issue":"4","key":"e_1_3_2_2_35_1","first-page":"41","volume":"40","author":"Tang X.","year":"2020","unstructured":"X. Tang , E. Giacomin , B. Chauviere , A. Alacchi , and P. Gaillardon , \"OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs,\" IEEE Micro , vol. 40 , no. 4 , pp. 41 -- 48 , 2020 . X. Tang, E. Giacomin, B. Chauviere, A. Alacchi, and P. Gaillardon, \"OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs,\" IEEE Micro, vol. 40, no. 4, pp. 41--48, 2020.","journal-title":"\"OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs,\" IEEE Micro"},{"key":"e_1_3_2_2_36_1","unstructured":"V. Aken'Ova and R. Saleh \"A \"Soft V. Aken'Ova and R. Saleh \"A \"Soft"},{"key":"e_1_3_2_2_37_1","volume-title":"IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06)","author":"Physical Design FPGA","year":"2006","unstructured":"\" e FPGA Physical Design Approach with Case Studies in 180nm and 90nm,\" in IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06) , 2006 . \" eFPGA Physical Design Approach with Case Studies in 180nm and 90nm,\" in IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06), 2006."},{"key":"e_1_3_2_2_38_1","unstructured":"NCSU Electronic Design Automation. Generic 45 nm UserGuide. [Online]. Available: https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Manual NCSU Electronic Design Automation. Generic 45 nm UserGuide. [Online]. Available: https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Manual"},{"key":"e_1_3_2_2_39_1","first-page":"149","volume-title":"Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research,\" in 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines","author":"Jamieson P.","year":"2010","unstructured":"P. Jamieson , K. B. Kent , F. Gharibian , and L. Shannon , \" Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research,\" in 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines , 2010 , pp. 149 -- 156 . P. Jamieson, K. B. Kent, F. Gharibian, and L. Shannon, \"Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research,\" in 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2010, pp. 149--156."},{"key":"e_1_3_2_2_40_1","unstructured":"C. Wolf D. Shah A. Chapyzhenka K. Gugala and T. Ansell \"SymbiFlow Open source flow for generating bitstreams from Verilog \" https:\/\/github.com\/SymbiFlow\/. C. Wolf D. Shah A. Chapyzhenka K. Gugala and T. Ansell \"SymbiFlow Open source flow for generating bitstreams from Verilog \" https:\/\/github.com\/SymbiFlow\/."},{"key":"e_1_3_2_2_41_1","unstructured":"SymbiFlow \"Project X-Ray - Xilinx Series 7 Bitstream Documentation \" https:\/\/github.com\/SymbiFlow\/prjxray.git. SymbiFlow \"Project X-Ray - Xilinx Series 7 Bitstream Documentation \" https:\/\/github.com\/SymbiFlow\/prjxray.git."},{"key":"e_1_3_2_2_42_1","volume-title":"EFCAD ? An Embedded FPGA CAD Tool Flow for Enabling On-chip Self-Compilation,\" in IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"Pham K. D.","year":"2019","unstructured":"K. D. Pham , M. Vesper , D. Koch , and E. Hung , \" EFCAD ? An Embedded FPGA CAD Tool Flow for Enabling On-chip Self-Compilation,\" in IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) , 2019 . K. D. Pham, M. Vesper, D. Koch, and E. Hung, \"EFCAD ? An Embedded FPGA CAD Tool Flow for Enabling On-chip Self-Compilation,\" in IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2019."},{"key":"e_1_3_2_2_43_1","volume-title":"2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM).","author":"Hung E.","unstructured":"E. Hung , F. Eslami , and S. J. E. Wilton , in 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). E. Hung, F. Eslami, and S. J. E. Wilton, in 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)."},{"key":"e_1_3_2_2_44_1","volume-title":"28 nm lithography process. [Online]. Available: https:\/\/en.wikichip.org\/wiki\/28_nm_lithography_process","year":"2020","unstructured":"wikichip.org. ( 2020 ) 28 nm lithography process. [Online]. Available: https:\/\/en.wikichip.org\/wiki\/28_nm_lithography_process wikichip.org. (2020) 28 nm lithography process. [Online]. Available: https:\/\/en.wikichip.org\/wiki\/28_nm_lithography_process"},{"key":"e_1_3_2_2_45_1","volume-title":"A Review of TSMC 28 nm Process Technology . [Online]. Available: http:\/\/www.maltiel-consulting.com\/TSMC_28nm-Process-Reverse-Engineered.html","author":"Dixon-Warren S.","year":"2012","unstructured":"S. Dixon-Warren . ( 2012 ) A Review of TSMC 28 nm Process Technology . [Online]. Available: http:\/\/www.maltiel-consulting.com\/TSMC_28nm-Process-Reverse-Engineered.html S. Dixon-Warren. (2012) A Review of TSMC 28 nm Process Technology . [Online]. Available: http:\/\/www.maltiel-consulting.com\/TSMC_28nm-Process-Reverse-Engineered.html"},{"key":"e_1_3_2_2_46_1","volume-title":"Gen2 TSMC 28HPC\/HPC","author":"Technologies I. Flex Logix","year":"2020","unstructured":"I. Flex Logix Technologies . ( 2020 ) Gen2 TSMC 28HPC\/HPC I. Flex Logix Technologies. (2020) Gen2 TSMC 28HPC\/HPC"},{"key":"e_1_3_2_2_47_1","unstructured":"\/22ULPEFLX 4K . [Online]. Available: https:\/\/flex-logix.com\/wp-content\/uploads\/2020\/02\/2020-02-EFLX4K-TSMC28HPCHPC-product-brief.pdf \/22ULPEFLX 4K . [Online]. Available: https:\/\/flex-logix.com\/wp-content\/uploads\/2020\/02\/2020-02-EFLX4K-TSMC28HPCHPC-product-brief.pdf"},{"key":"e_1_3_2_2_48_1","first-page":"11","volume-title":"USA: Association for Computing Machinery","author":"Schmit H.","year":"2002","unstructured":"H. Schmit and V. Chandra , \" FPGA Switch Block Layout and Evaluation,\" in Proceedings of the 2002 ACM\/SIGDA 10th International Symposium on Field-Programmable Gate Arrays (FPGA). New York, NY , USA: Association for Computing Machinery , 2002 , p. 11 -- 18 . [Online]. Available : https:\/\/doi.org\/10.1145\/503048.503051 H. Schmit and V. Chandra, \"FPGA Switch Block Layout and Evaluation,\" in Proceedings of the 2002 ACM\/SIGDA 10th International Symposium on Field-Programmable Gate Arrays (FPGA). New York, NY, USA: Association for Computing Machinery, 2002, p. 11--18. [Online]. Available: https:\/\/doi.org\/10.1145\/503048.503051"},{"key":"e_1_3_2_2_49_1","volume-title":"The Xilinx Design Language (xdl): Tutorial and Use Cases,\" in 6th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","author":"Beckhoff C.","year":"2011","unstructured":"C. Beckhoff , D. Koch , and J. Torresen , \" The Xilinx Design Language (xdl): Tutorial and Use Cases,\" in 6th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) , 2011 . C. Beckhoff, D. Koch, and J. Torresen, \"The Xilinx Design Language (xdl): Tutorial and Use Cases,\" in 6th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2011."},{"key":"e_1_3_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.5555\/2414250"},{"key":"e_1_3_2_2_51_1","volume-title":"The Stratix II Logic and Routing Architecture,\" in FPGA","author":"Lewis D.","year":"2005","unstructured":"D. Lewis , E. Ahmed , G. Baeckler , V. Betz , M. Bourgeault , D. Cashman , D. Galloway , M. Hutton , C. Lane , A. Lee , P. Leventis , S. Marquardt , C. McClintock , K. Padalia , B. Pedersen , G. Powell , B. Ratchev , S. Reddy , J. Schleicher , K. Stevens , R. Yuan , R. Cliff , and J. Rose , \" The Stratix II Logic and Routing Architecture,\" in FPGA , 2005 . D. Lewis, E. Ahmed, G. Baeckler, V. Betz, M. Bourgeault, D. Cashman, D. Galloway, M. Hutton, C. Lane, A. Lee, P. Leventis, S. Marquardt, C. McClintock, K. Padalia, B. Pedersen, G. Powell, B. Ratchev, S. Reddy, J. Schleicher, K. Stevens, R. Yuan, R. Cliff, and J. Rose, \"The Stratix II Logic and Routing Architecture,\" in FPGA, 2005."},{"key":"e_1_3_2_2_52_1","volume-title":"Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration,\" in 20th International Conference on Field Programmable Logic and Applications (FPL)","author":"Beckhoff C.","year":"2010","unstructured":"C. Beckhoff , D. Koch , and J. Torresen , \" Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration,\" in 20th International Conference on Field Programmable Logic and Applications (FPL) , 2010 . C. Beckhoff, D. Koch, and J. Torresen, \"Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration,\" in 20th International Conference on Field Programmable Logic and Applications (FPL), 2010."},{"key":"e_1_3_2_2_53_1","unstructured":"Xilinx Inc. UG702 (v13.3)- Partial Reconfiguration User Guide 2011. Xilinx Inc. UG702 (v13.3)- Partial Reconfiguration User Guide 2011."},{"key":"e_1_3_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"key":"e_1_3_2_2_55_1","first-page":"1","volume-title":"A new Framework to Accelerate Virtex-II Pro Dynamic Partial Self-Reconfiguration,\" in 2007 IEEE International Parallel and Distributed Processing Symposium","author":"Claus C.","year":"2007","unstructured":"C. Claus , F. H. Muller , J. Zeppenfeld , and W. Stechele , \" A new Framework to Accelerate Virtex-II Pro Dynamic Partial Self-Reconfiguration,\" in 2007 IEEE International Parallel and Distributed Processing Symposium , 2007 , pp. 1 -- 7 . C. Claus, F. H. Muller, J. Zeppenfeld, and W. Stechele, \"A new Framework to Accelerate Virtex-II Pro Dynamic Partial Self-Reconfiguration,\" in 2007 IEEE International Parallel and Distributed Processing Symposium, 2007, pp. 1--7."},{"key":"e_1_3_2_2_56_1","volume-title":"XC6200 Field Programmable Gate Arrays (Version 1.10)","author":"Xilinx","year":"1997","unstructured":"Xilinx , XC6200 Field Programmable Gate Arrays (Version 1.10) , 1997 . Xilinx, XC6200 Field Programmable Gate Arrays (Version 1.10), 1997."},{"key":"e_1_3_2_2_57_1","first-page":"135","volume-title":"Improving FPGA Performance and Area Using an Adaptive Logic Module","author":"Hutton M.","year":"2004","unstructured":"M. Hutton , J. Schleicher , D. Lewis , B. Pedersen , R. Yuan , S. Kaptanoglu , G. Baeckler , B. Ratchev , K. Padalia , M. Bourgeault , A. Lee , H. Kim , and R. Saini , \" Improving FPGA Performance and Area Using an Adaptive Logic Module ,\" vol. Lecture Notes in Computer Science 3203 , 08 2004 , pp. 135 -- 144 . M. Hutton, J. Schleicher, D. Lewis, B. Pedersen, R. Yuan, S. Kaptanoglu, G. Baeckler, B. Ratchev, K. Padalia, M. Bourgeault, A. Lee, H. Kim, and R. Saini, \"Improving FPGA Performance and Area Using an Adaptive Logic Module,\" vol. Lecture Notes in Computer Science 3203, 08 2004, pp. 135--144."},{"key":"e_1_3_2_2_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"e_1_3_2_2_59_1","first-page":"1","volume-title":"Optimization and Simulation (PATMOS)","author":"Schiavone P. Davide","year":"2017","unstructured":"P. Davide Schiavone , F. Conti , D. Rossi , M. Gautschi , A. Pullini , E. Flamand , and L. Benini , \" Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications,\" in 2017 27th International Symposium on Power and Timing Modeling , Optimization and Simulation (PATMOS) , 2017 , pp. 1 -- 8 . P. Davide Schiavone, F. Conti, D. Rossi, M. Gautschi, A. Pullini, E. Flamand, and L. Benini, \"Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications,\" in 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2017, pp. 1--8."},{"key":"e_1_3_2_2_60_1","unstructured":"www.lowrisc.org \"textnormalIbex RISC-V Core \" https:\/\/github.com\/lowRISC\/ibex 2020. www.lowrisc.org \"textnormalIbex RISC-V Core \" https:\/\/github.com\/lowRISC\/ibex 2020."},{"key":"e_1_3_2_2_61_1","first-page":"12","author":"Hauser J. R.","year":"1997","unstructured":"J. R. Hauser and J. Wawrzynek , \"Garp: a MIPS Processor with a Reconfigurable Coprocessor,\" in Proc. of the 5th IEEE Symp. on FPGA-Based Custom Computing Machines (FCCM) , 1997 , p. 12 . J. R. Hauser and J. Wawrzynek, \"Garp: a MIPS Processor with a Reconfigurable Coprocessor,\" in Proc. of the 5th IEEE Symp. on FPGA-Based Custom Computing Machines (FCCM), 1997, p. 12.","journal-title":"of the 5th IEEE Symp. on FPGA-Based Custom Computing Machines (FCCM)"},{"key":"e_1_3_2_2_62_1","first-page":"92","volume-title":"DISC: the Dynamic Instruction Set Computer,\" in Proc. on Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing (SPIE) 2607","author":"Wirthlin M. J.","year":"1995","unstructured":"M. J. Wirthlin and B. L. Hutchings , \" DISC: the Dynamic Instruction Set Computer,\" in Proc. on Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing (SPIE) 2607 , J. Schewel, Ed. Bellingham, WA : SPIE - - The International Society for Optical Engineering, 1995 , pp. 92 -- 103 . M. J. Wirthlin and B. L. Hutchings, \"DISC: the Dynamic Instruction Set Computer,\" in Proc. on Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing (SPIE) 2607, J. Schewel, Ed. Bellingham, WA: SPIE -- The International Society for Optical Engineering, 1995, pp. 92--103."},{"issue":"3","key":"e_1_3_2_2_63_1","first-page":"11","volume":"26","author":"Athanas P. M.","year":"1993","unstructured":"P. M. Athanas and H. F. Silverman , \"Processor Reconfiguration Through Instruction-Set Metamorphosis: Compiler and Architectures,\" IEEE Computer , vol. 26 , no. 3 , pp. 11 -- 18 , 1993 . P. M. Athanas and H. F. Silverman, \"Processor Reconfiguration Through Instruction-Set Metamorphosis: Compiler and Architectures,\" IEEE Computer, vol. 26, no. 3, pp. 11--18, 1993.","journal-title":"\"Processor Reconfiguration Through Instruction-Set Metamorphosis: Compiler and Architectures,\" IEEE Computer"},{"key":"e_1_3_2_2_64_1","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1145\/1854153.1854181","author":"Koch D.","year":"2010","unstructured":"D. Koch , C. Beckhoff , and J. Torresen , \"Zero Logic Overhead Integration of Partially Reconfigurable Modules,\" in Proc. of the 23rd Symp. on Integrated Circuits and System Design (SBCCI) , 2010 , pp. 103 -- 108 . D. Koch, C. Beckhoff, and J. Torresen, \"Zero Logic Overhead Integration of Partially Reconfigurable Modules,\" in Proc. of the 23rd Symp. on Integrated Circuits and System Design (SBCCI), 2010, pp. 103--108.","journal-title":"of the 23rd Symp. on Integrated Circuits and System Design (SBCCI)"},{"key":"e_1_3_2_2_65_1","volume-title":"IEEE","author":"Dao N.","year":"2020","unstructured":"N. Dao , A. Attwood , B. Healy , and D. Koch , \" FlexBex: A RISC-V with a Reconfigurable Instruction Extension,\" in International Conference on Field-Programmable Technology (FPT) . IEEE , 2020 . N. Dao, A. Attwood, B. Healy, and D. Koch, \"FlexBex: A RISC-V with a Reconfigurable Instruction Extension,\" in International Conference on Field-Programmable Technology (FPT). IEEE, 2020."},{"key":"e_1_3_2_2_66_1","unstructured":"riscv.org. (2018) QuickLogic Collaborates With ETH Zurich To Integrate eFPGA Into PULP Platform. [Online]. Available: https:\/\/riscv.org\/2018\/08\/quicklogic-collaborates-with-eth-zurich-to-integrate-efpga-into-pulp-platform\/ riscv.org. (2018) QuickLogic Collaborates With ETH Zurich To Integrate eFPGA Into PULP Platform. [Online]. Available: https:\/\/riscv.org\/2018\/08\/quicklogic-collaborates-with-eth-zurich-to-integrate-efpga-into-pulp-platform\/"},{"key":"e_1_3_2_2_67_1","unstructured":"Alex Forencich. Verilog AXI Components. [Online]. Available: https:\/\/github.com\/alexforencich\/verilog-axi Alex Forencich. Verilog AXI Components. [Online]. Available: https:\/\/github.com\/alexforencich\/verilog-axi"},{"key":"e_1_3_2_2_68_1","first-page":"215","volume-title":"ACM","author":"Kuon I.","year":"2005","unstructured":"I. Kuon , A. Egier , and J. Rose , \" Design, layout and verification of an FPGA using automated tools,\" in Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays . ACM , 2005 , pp. 215 -- 226 . I. Kuon, A. Egier, and J. Rose, \"Design, layout and verification of an FPGA using automated tools,\" in Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays. ACM, 2005, pp. 215--226."},{"key":"e_1_3_2_2_69_1","first-page":"222","volume-title":"IEEE","author":"Grady B.","year":"2018","unstructured":"B. Grady and J. H. Anderson , \" Synthesizable Heterogeneous FPGA Fabrics,\" in 2018 International Conference on Field-Programmable Technology (FPT) . IEEE , 2018 , pp. 222 -- 229 . B. Grady and J. H. Anderson, \"Synthesizable Heterogeneous FPGA Fabrics,\" in 2018 International Conference on Field-Programmable Technology (FPT). IEEE, 2018, pp. 222--229."},{"key":"e_1_3_2_2_70_1","doi-asserted-by":"crossref","unstructured":"K. Padalia R. Fung M. Bourgeault A. Egier and J. Rose \"Automatic Transistor and Physical Design of FPGA Tiles from an Architectural Specification \" in Proceedings of the 2003 ACM\/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays ser. FPGA '03. New York NY USA: Association for Computing Machinery 2003 p. 164--172. [Online]. Available: https:\/\/doi.org\/10.1145\/611817.611842 K. Padalia R. Fung M. Bourgeault A. Egier and J. Rose \"Automatic Transistor and Physical Design of FPGA Tiles from an Architectural Specification \" in Proceedings of the 2003 ACM\/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays ser. FPGA '03. New York NY USA: Association for Computing Machinery 2003 p. 164--172. [Online]. Available: https:\/\/doi.org\/10.1145\/611817.611842","DOI":"10.1145\/611817.611842"},{"key":"e_1_3_2_2_71_1","unstructured":"The FORTE (Functional Oxide Reconfigurable Technologies) project website . [Online]. Available: http:\/\/www.forte.ac.uk\/ The FORTE (Functional Oxide Reconfigurable Technologies) project website . [Online]. Available: http:\/\/www.forte.ac.uk\/"}],"event":{"name":"FPGA '21: The 2021 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439302","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:31Z","timestamp":1750195891000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439302"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":71,"alternative-id":["10.1145\/3431920.3439302","10.1145\/3431920"],"URL":"https:\/\/doi.org\/10.1145\/3431920.3439302","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}