{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:03:27Z","timestamp":1780675407798,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3431920.3439306","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T23:15:47Z","timestamp":1613862947000},"page":"217-223","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Efficient FPGA Modular Multiplication Implementation"],"prefix":"10.1145","author":[{"given":"Martin","family":"Langhammer","sequence":"first","affiliation":[{"name":"Intel Corporation, Salisbury, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bogdan","family":"Pasca","sequence":"additional","affiliation":[{"name":"Intel Corporation, Toulouse, France"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"2019. Intel Agilex F-Series FPGA and SoC Product Table. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/pt\/intel-agilex-f-series-product-table.pdf.  2019. Intel Agilex F-Series FPGA and SoC Product Table. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/pt\/intel-agilex-f-series-product-table.pdf."},{"key":"e_1_3_2_2_2_1","unstructured":"2019. Intel Stratix10 GX-SX Product Table. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/pt\/stratix-10-product-table.pdf.  2019. Intel Stratix10 GX-SX Product Table. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/pt\/stratix-10-product-table.pdf."},{"key":"e_1_3_2_2_3_1","volume-title":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig). 1--4.","author":"Abdellatif K. M.","unstructured":"K. M. Abdellatif , R. Chotin-Avot , and H. Mehrez . 2013. Improved method for parallel AES-GCM cores using FPGAs . In 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig). 1--4. K. M. Abdellatif, R. Chotin-Avot, and H. Mehrez. 2013. Improved method for parallel AES-GCM cores using FPGAs. In 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig). 1--4."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926367.1926380"},{"key":"e_1_3_2_2_5_1","volume-title":"Advances in Cryptology -- CRYPTO' 86, Andrew M","author":"Barrett Paul","unstructured":"Paul Barrett . 1987. Implementing the Rivest Shamir and Adleman Public Key Encryption Algorithm on a Standard Digital Signal Processor . In Advances in Cryptology -- CRYPTO' 86, Andrew M . Odlyzko (Ed.). Springer Berlin Heidelberg , Berlin, Heidelberg , 311--323. Paul Barrett. 1987. Implementing the Rivest Shamir and Adleman Public Key Encryption Algorithm on a Standard Digital Signal Processor. In Advances in Cryptology -- CRYPTO' 86, Andrew M. Odlyzko (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 311--323."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.102"},{"key":"e_1_3_2_2_7_1","volume-title":"2018 IEEE 19th International Conference on High Performance Switching and Routing (HPSR). 1--6.","author":"Caulfield A.","unstructured":"A. Caulfield , P. Costa , and M. Ghobadi . 2018. Beyond SmartNICs: Towards a Fully Programmable Cloud: Invited Paper . In 2018 IEEE 19th International Conference on High Performance Switching and Routing (HPSR). 1--6. A. Caulfield, P. Costa, and M. Ghobadi. 2018. Beyond SmartNICs: Towards a Fully Programmable Cloud: Invited Paper. In 2018 IEEE 19th International Conference on High Performance Switching and Routing (HPSR). 1--6."},{"key":"e_1_3_2_2_8_1","volume-title":"15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18)","author":"Firestone Daniel","year":"2018","unstructured":"Daniel Firestone , Andrew Putnam , Sambhrama Mundkur , Derek Chiou , Alireza Dabagh , Mike Andrewartha , Hari Angepat , Vivek Bhanu , Adrian Caulfield , Eric Chung , 2018 . Azure accelerated networking: SmartNICs in the public cloud . In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18) . 51--66. Daniel Firestone, Andrew Putnam, Sambhrama Mundkur, Derek Chiou, Alireza Dabagh, Mike Andrewartha, Hari Angepat, Vivek Bhanu, Adrian Caulfield, Eric Chung, et al. 2018. Azure accelerated networking: SmartNICs in the public cloud. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18). 51--66."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETCS.2010.375"},{"key":"e_1_3_2_2_10_1","volume-title":"Fast Modular Reduction. In 18th IEEE Symposium on Computer Arithmetic (ARITH '07)","author":"Hasenplaugh W.","year":"2007","unstructured":"W. Hasenplaugh , G. Gaubatz , and V. Gopal . 2007 . Fast Modular Reduction. In 18th IEEE Symposium on Computer Arithmetic (ARITH '07) . 225--229. https:\/\/doi.org\/10.1109\/ARITH. 2007 .18 W. Hasenplaugh, G. Gaubatz, and V. Gopal. 2007. Fast Modular Reduction. In 18th IEEE Symposium on Computer Arithmetic (ARITH '07). 225--229. https:\/\/doi.org\/10.1109\/ARITH.2007.18"},{"key":"e_1_3_2_2_11_1","volume-title":"2010 Proceedings of ESSCIRC. 202--205","author":"Henzen L.","unstructured":"L. Henzen and W. Fichtner . 2010. FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications . In 2010 Proceedings of ESSCIRC. 202--205 . L. Henzen and W. Fichtner. 2010. FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications. In 2010 Proceedings of ESSCIRC. 202--205."},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355048"},{"key":"e_1_3_2_2_13_1","volume-title":"2017 51st Asilomar Conference on Signals, Systems, and Computers. 1331--1336","author":"Koteshwara S.","unstructured":"S. Koteshwara , A. Das , and K. K. Parhi . 2017. Performance comparison of AES-GCM-SIV and AES-GCM algorithms for authenticated encryption on FPGA platforms . In 2017 51st Asilomar Conference on Signals, Systems, and Computers. 1331--1336 . S. Koteshwara, A. Das, and K. K. Parhi. 2017. Performance comparison of AES-GCM-SIV and AES-GCM algorithms for authenticated encryption on FPGA platforms. In 2017 51st Asilomar Conference on Signals, Systems, and Computers. 1331--1336."},{"key":"e_1_3_2_2_14_1","volume-title":"Karatsuba with Rectangular Multipliers for FPGAs. 2018 IEEE 25th Symposium on Computer Arithmetic (ARITH)","author":"Kumm Martin","year":"2018","unstructured":"Martin Kumm , Oscar Gustafsson , Florent de Dinechin , Johannes Kappauf , and Peter Zipf . 2018 . Karatsuba with Rectangular Multipliers for FPGAs. 2018 IEEE 25th Symposium on Computer Arithmetic (ARITH) (2018), 13--20. Martin Kumm, Oscar Gustafsson, Florent de Dinechin, Johannes Kappauf, and Peter Zipf. 2018. Karatsuba with Rectangular Multipliers for FPGAs. 2018 IEEE 25th Symposium on Computer Arithmetic (ARITH) (2018), 13--20."},{"key":"e_1_3_2_2_15_1","volume-title":"High Performance FPGA Adders. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 298--306","author":"Langhammer M.","year":"2019","unstructured":"M. Langhammer , B. Pasca , and G. Baeckler . 2019. High Precision , High Performance FPGA Adders. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 298--306 . https:\/\/doi.org\/10.1109\/FCCM. 2019 .00047 M. Langhammer, B. Pasca, and G. Baeckler. 2019. High Precision, High Performance FPGA Adders. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 298--306. https:\/\/doi.org\/10.1109\/FCCM.2019.00047"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1985-0777282-X"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2015.0055"},{"key":"e_1_3_2_2_18_1","volume-title":"FPGA-Specific Arithmetic Optimizations of Short-Latency Adders. In International Conference on Field Programmable Logic and Applications. IEEE.","author":"Nguyen Hong Diep","unstructured":"Hong Diep Nguyen , Bogdan Pasca , and Thomas B. Preu\u00dfer . 2010 . FPGA-Specific Arithmetic Optimizations of Short-Latency Adders. In International Conference on Field Programmable Logic and Applications. IEEE. Hong Diep Nguyen, Bogdan Pasca, and Thomas B. Preu\u00dfer. 2010. FPGA-Specific Arithmetic Optimizations of Short-Latency Adders. In International Conference on Field Programmable Logic and Applications. IEEE."},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2019.8787740"}],"event":{"name":"FPGA '21: The 2021 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Virtual Event USA","acronym":"FPGA '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439306","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439306","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:31Z","timestamp":1750195891000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439306"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":19,"alternative-id":["10.1145\/3431920.3439306","10.1145\/3431920"],"URL":"https:\/\/doi.org\/10.1145\/3431920.3439306","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}