{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:42:46Z","timestamp":1783788166862,"version":"3.55.0"},"reference-count":81,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2021,7,31]],"date-time":"2021-07-31T00:00:00Z","timestamp":1627689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"UK Engineering and Physical Science Research Council","award":["EP\/N508664\/-CSIT2"],"award-info":[{"award-number":["EP\/N508664\/-CSIT2"]}]},{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"crossref","award":["688540 (UniServer) and 732631 (OPRECOMP)"],"award-info":[{"award-number":["688540 (UniServer) and 732631 (OPRECOMP)"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2021,7,31]]},"abstract":"<jats:p>In recent years, physical unclonable functions (PUFs) have gained a lot of attention as mechanisms for hardware-rooted device authentication. While the majority of the previously proposed PUFs derive entropy using dedicated circuitry, software PUFs achieve this from existing circuitry in a system. Such software-derived designs are highly desirable for low-power embedded systems as they require no hardware overhead. However, these software PUFs induce considerable processing overheads that hinder their adoption in resource-constrained devices. In this article, we propose DTA-PUF, a novel, software PUF design that exploits the instruction- and data-dependent dynamic timing behaviour of pipelined cores to provide a reliable challenge-response mechanism without requiring any extra hardware. DTA-PUF accepts sequences of instructions as an input challenge and produces an output response based on the manifested timing errors under specific over-clocked settings. To lower the required processing effort, we systematically select instruction sequences that maximise error-rate. The application to a post-layout pipelined floating-point unit, which is implemented in 45 nm process technology, demonstrates the effectiveness and practicability of our PUF design. Finally, DTA-PUF requires up to 50\u00d7 fewer instructions than existing software processor PUF designs, limiting processing costs and resulting in up to 26% power savings.<\/jats:p>","DOI":"10.1145\/3434281","type":"journal-article","created":{"date-parts":[[2021,8,12]],"date-time":"2021-08-12T16:53:23Z","timestamp":1628787203000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["DTA-PUF: Dynamic Timing-aware Physical Unclonable Function for Resource-constrained Devices"],"prefix":"10.1145","volume":"17","author":[{"given":"Ioannis","family":"Tsiokanos","sequence":"first","affiliation":[{"name":"Institute of Electronics, Communications and Information Technology (ECIT), Queen\u2019s University Belfast, Belfast, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jack","family":"Miskelly","sequence":"additional","affiliation":[{"name":"Institute of Electronics, Communications and Information Technology (ECIT), Queen\u2019s University Belfast, Belfast, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chongyan","family":"Gu","sequence":"additional","affiliation":[{"name":"Institute of Electronics, Communications and Information Technology (ECIT), Queen\u2019s University Belfast, Belfast, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maire","family":"O\u2019neill","sequence":"additional","affiliation":[{"name":"Institute of Electronics, Communications and Information Technology (ECIT), Queen\u2019s University Belfast, Belfast, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georgios","family":"Karakonstantis","sequence":"additional","affiliation":[{"name":"Institute of Electronics, Communications and Information Technology (ECIT), Queen\u2019s University Belfast, Belfast, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,8,12]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"1","volume-title":"IEEE Std 754-2008","author":"Floating-Point Arithmetic IEEE","year":"2008","unstructured":"IEEE Standard for Floating-Point Arithmetic , in IEEE Std 754-2008 , vol., no., pp. 1 - 70 , 29 Aug. 2008 , DOI:10.1109\/IEEESTD.2008.4610935 10.1109\/IEEESTD.2008.4610935 IEEE Standard for Floating-Point Arithmetic, in IEEE Std 754-2008, vol., no., pp. 1-70, 29 Aug. 2008, DOI:10.1109\/IEEESTD.2008.4610935"},{"key":"e_1_2_1_2_1","unstructured":"NanGate. 2011. FreePDK45 Open Cell Library. Retrieved from http:\/\/nangate.com.  NanGate. 2011. FreePDK45 Open Cell Library. Retrieved from http:\/\/nangate.com."},{"key":"e_1_2_1_3_1","unstructured":"International Data Corporation. 2021. Retrieved from https:\/\/www.idc.com\/.  International Data Corporation. 2021. Retrieved from https:\/\/www.idc.com\/."},{"key":"e_1_2_1_4_1","unstructured":"OpenRISC Community. OpenRISC 1000 architecture manual. Retrieved from https:\/\/openrisc.io\/or1k.html.  OpenRISC Community. OpenRISC 1000 architecture manual. Retrieved from https:\/\/openrisc.io\/or1k.html."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2013.2247459"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2904006"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the Design Automation Conference (DAC\u201917)","author":"Amrouch H.","unstructured":"H. Amrouch , B. Khaleghi , A. Gerstlauer , and J. Henkel . 2017. Towards aging-induced approximations . In Proceedings of the Design Automation Conference (DAC\u201917) . 1\u20136. H. Amrouch, B. Khaleghi, A. Gerstlauer, and J. Henkel. 2017. Towards aging-induced approximations. In Proceedings of the Design Automation Conference (DAC\u201917). 1\u20136."},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig\u201913)","author":"Aysu A.","unstructured":"A. Aysu and P. Schaumont . 2013. PASC: Physically authenticated stable-clocked soc platform on low-cost FPGAs . In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig\u201913) . 1\u20136. A. Aysu and P. Schaumont. 2013. PASC: Physically authenticated stable-clocked soc platform on low-cost FPGAs. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig\u201913). 1\u20136."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2923174"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the Supercomputing Conference. 158\u2013165","author":"Bailey D. H.","unstructured":"D. H. Bailey , E. Barszcz , J. T. Barton , D. S. Browning , R. L. Carter , L. Dagum , R. A. Fatoohi , P. O. Frederickson , T. A. Lasinski , R. S. Schreiber , H. D. Simon , V. Venkatakrishnan , and S. K. Weeratunga . 1991. The NAS parallel benchmarks summary and preliminary results . In Proceedings of the Supercomputing Conference. 158\u2013165 . D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, L. Dagum, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatakrishnan, and S. K. Weeratunga. 1991. The NAS parallel benchmarks summary and preliminary results. In Proceedings of the Supercomputing Conference. 158\u2013165."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2019.2940145"},{"key":"e_1_2_1_13_1","unstructured":"J. Bhasker and R. Chadha. 2009.Static Timing Analysis for Nanometer Designs: A Practical Approach. Springer New York NY.  J. Bhasker and R. Chadha. 2009.Static Timing Analysis for Nanometer Designs: A Practical Approach. Springer New York NY."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356184"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer Aided Design. 60\u201366","author":"Cline B.","unstructured":"B. Cline , K. Chopra , D. Blaauw , and Y. Cao . 2006. Analysis and modeling of CD variation for statistical static timing . In Proceedings of the IEEE\/ACM International Conference on Computer Aided Design. 60\u201366 . B. Cline, K. Chopra, D. Blaauw, and Y. Cao. 2006. Analysis and modeling of CD variation for statistical static timing. In Proceedings of the IEEE\/ACM International Conference on Computer Aided Design. 60\u201366."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898095"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0303"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the Workshop on Architectural Support for Gigascale Integration (ASGI)","author":"Das Abhishek","year":"2007","unstructured":"Abhishek Das , Serkan Ozdemir , Gokhan Memik , Joseph Zambreno , and Alok Choudhary . 2007 . Mitigating the effects of process variations: Architectural approaches for improving batch performance . In Proceedings of the Workshop on Architectural Support for Gigascale Integration (ASGI) , San Diego, CA. Abhishek Das, Serkan Ozdemir, Gokhan Memik, Joseph Zambreno, and Alok Choudhary. 2007. Mitigating the effects of process variations: Architectural approaches for improving batch performance. In Proceedings of the Workshop on Architectural Support for Gigascale Integration (ASGI), San Diego, CA."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201913)","author":"Delvaux J.","unstructured":"J. Delvaux and I. Verbauwhede . 2013. Side channel modeling attacks on 65nm arbiter PUFs exploiting CMOS device noise . In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201913) . 137\u2013142. J. Delvaux and I. Verbauwhede. 2013. Side channel modeling attacks on 65nm arbiter PUFs exploiting CMOS device noise. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201913). 137\u2013142."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3120459.3120471"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"e_1_2_1_25_1","first-page":"1085","article-title":"DRAM-based intrinsic physically unclonable functions for system-level security and authentication","volume":"25","author":"Tehranipoor W. Yan F.","year":"2017","unstructured":"W. Yan F. Tehranipoor , N. Karimian and J. A. Chandy . 2017 . DRAM-based intrinsic physically unclonable functions for system-level security and authentication . IEEE TVLSI 25 , 3 (2017), 1085 \u2013 1097 . W. Yan F. Tehranipoor, N. Karimian and J. A. Chandy. 2017. DRAM-based intrinsic physically unclonable functions for system-level security and authentication. IEEE TVLSI 25, 3 (2017), 1085\u20131097.","journal-title":"IEEE TVLSI"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the IEEE 13th International New Circuits and Systems Conference (NEWCAS\u201915)","author":"Ganapathy S.","year":"2015","unstructured":"S. Ganapathy , A. Teman , R. Giterman , A. Burg , and G. Karakonstantis . 2015. Approximate computing with unreliable dynamic memories . In Proceedings of the IEEE 13th International New Circuits and Systems Conference (NEWCAS\u201915) . 1\u20134. DOI:https:\/\/doi.org\/10.1109\/NEWCAS. 2015 .7182027 10.1109\/NEWCAS.2015.7182027 S. Ganapathy, A. Teman, R. Giterman, A. Burg, and G. Karakonstantis. 2015. Approximate computing with unreliable dynamic memories. In Proceedings of the IEEE 13th International New Circuits and Systems Conference (NEWCAS\u201915). 1\u20134. DOI:https:\/\/doi.org\/10.1109\/NEWCAS.2015.7182027"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_19"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0119-4"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.176"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9137017"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the ACM Conference on Computer and Communications Security (CCS\u201902)","author":"Gassend B.","unstructured":"B. Gassend , D. Clarke , M. van Dijk , and S. Devadas . 2002. Silicon physical random functions . In Proceedings of the ACM Conference on Computer and Communications Security (CCS\u201902) . 148. B. Gassend, D. Clarke, M. van Dijk, and S. Devadas. 2002. Silicon physical random functions. In Proceedings of the ACM Conference on Computer and Communications Security (CCS\u201902). 148."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397266"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056067"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2223467"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS\u201916)","author":"Halak B.","unstructured":"B. Halak , M. Zwolinski , and M. S. Mispan . 2016. Overview of PUF-based hardware security solutions for the internet of things . In Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS\u201916) . 1\u20134. B. Halak, M. Zwolinski, and M. S. Mispan. 2016. Overview of PUF-based hardware security solutions for the internet of things. In Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS\u201916). 1\u20134."},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the IEEE Silicon Nanoelectronics Workshop (SNW\u201916)","author":"Hiramoto T.","unstructured":"T. Hiramoto , K. Takeuchi , T. Mizutani , A. Ueda , T. Saraya , M. Kobayashi , Y. Yamamoto , H. Makiyama , T. Yamashita , H. Oda , S. Kamohara , N. Sugii , and Y. Yamaguchi . 2016. Ultra-low-power and ultra-low-voltage devices and circuits for IoT applications . In Proceedings of the IEEE Silicon Nanoelectronics Workshop (SNW\u201916) . 146\u2013147. T. Hiramoto, K. Takeuchi, T. Mizutani, A. Ueda, T. Saraya, M. Kobayashi, Y. Yamamoto, H. Makiyama, T. Yamashita, H. Oda, S. Kamohara, N. Sugii, and Y. Yamaguchi. 2016. Ultra-low-power and ultra-low-voltage devices and circuits for IoT applications. In Proceedings of the IEEE Silicon Nanoelectronics Workshop (SNW\u201916). 146\u2013147."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950405"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the IEEE Symposium on Security and Privacy (SP\u201918)","author":"Jagielski M.","unstructured":"M. Jagielski , A. Oprea , B. Biggio , C. Liu , C. Nita-Rotaru , and B. Li . 2018. Manipulating machine learning: Poisoning attacks and countermeasures for regression learning . In Proceedings of the IEEE Symposium on Security and Privacy (SP\u201918) . 19\u201335. DOI:10.1109\/SP.2018.00057 10.1109\/SP.2018.00057 M. Jagielski, A. Oprea, B. Biggio, C. Liu, C. Nita-Rotaru, and B. Li. 2018. Manipulating machine learning: Poisoning attacks and countermeasures for regression learning. In Proceedings of the IEEE Symposium on Security and Privacy (SP\u201918). 19\u201335. DOI:10.1109\/SP.2018.00057"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2783333"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135590"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043592"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2289385"},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the Design Automation Conference (DAC\u201914)","author":"Kong J.","unstructured":"J. Kong , F. Koushanfar , P. K. Pendyala , A. Sadeghi , and C. Wachsmann . 2014. PUFatt: Embedded platform attestation based on novel processor-based PUFs . In Proceedings of the Design Automation Conference (DAC\u201914) . 1\u20136. DOI:https:\/\/doi.org\/10.1145\/2593069.2593192 10.1145\/2593069.2593192 J. Kong, F. Koushanfar, P. K. Pendyala, A. Sadeghi, and C. Wachsmann. 2014. PUFatt: Embedded platform attestation based on novel processor-based PUFs. In Proceedings of the Design Automation Conference (DAC\u201914). 1\u20136. DOI:https:\/\/doi.org\/10.1145\/2593069.2593192"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2017.2716953"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3030121"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9088-4"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic (FPL\u201912)","author":"Maiti A.","year":"2012","unstructured":"A. Maiti and P. Schaumont . 2012. A novel microprocessor-intrinsic Physical unclonable function . In Proceedings of the International Conference on Field Programmable Logic (FPL\u201912) . 380\u2013387. DOI:https:\/\/doi.org\/10.1109\/FPL. 2012 .6339208 10.1109\/FPL.2012.6339208 A. Maiti and P. Schaumont. 2012. A novel microprocessor-intrinsic Physical unclonable function. In Proceedings of the International Conference on Field Programmable Logic (FPL\u201912). 380\u2013387. DOI:https:\/\/doi.org\/10.1109\/FPL.2012.6339208"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012218"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201918)","author":"Mispan M. S.","unstructured":"M. S. Mispan , H. Su , M. Zwolinski , and B. Halak . 2018. Cost-efficient design for modeling attacks resistant PUFs . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201918) . 467\u2013472. M. S. Mispan, H. Su, M. Zwolinski, and B. Halak. 2018. Cost-efficient design for modeling attacks resistant PUFs. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201918). 467\u2013472."},{"key":"e_1_2_1_51_1","volume-title":"A survey of techniques for approximate computing. ACM Comput. Surv. 48, 4","author":"Mittal Sparsh","year":"2016","unstructured":"Sparsh Mittal . 2016. A survey of techniques for approximate computing. ACM Comput. Surv. 48, 4 ( 2016 ), 62:1\u201362:33. DOI:https:\/\/doi.org\/10.1145\/2893356 10.1145\/2893356 Sparsh Mittal. 2016. A survey of techniques for approximate computing. ACM Comput. Surv. 48, 4 (2016), 62:1\u201362:33. DOI:https:\/\/doi.org\/10.1145\/2893356"},{"key":"e_1_2_1_52_1","volume-title":"Proceedings of the International Conference on Parallel Architecture and Compilation (PACT\u201915)","author":"Mukhanov Lev","year":"2015","unstructured":"Lev Mukhanov , Dimitrios S. Nikolopoulos , and Bronis R . de Supinski. 2015. ALEA: Fine-grain energy profiling with basic block sampling . In Proceedings of the International Conference on Parallel Architecture and Compilation (PACT\u201915) . IEEE Computer Society, 87\u201398. DOI:https:\/\/doi.org\/10.1109\/PACT. 2015 .16 10.1109\/PACT.2015.16 Lev Mukhanov, Dimitrios S. Nikolopoulos, and Bronis R. de Supinski. 2015. ALEA: Fine-grain energy profiling with basic block sampling. In Proceedings of the International Conference on Parallel Architecture and Compilation (PACT\u201915). IEEE Computer Society, 87\u201398. DOI:https:\/\/doi.org\/10.1109\/PACT.2015.16"},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201917)","author":"Papadimitriou G.","unstructured":"G. Papadimitriou , M. Kaliorakis , A. Chatzidimitriou , D. Gizopoulos , P. Lawthers , and S. Das . 2017. Harnessing voltage margins for energy efficiency in multicore CPUs . In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201917) . 503\u2013516. G. Papadimitriou, M. Kaliorakis, A. Chatzidimitriou, D. Gizopoulos, P. Lawthers, and S. Das. 2017. Harnessing voltage margins for energy efficiency in multicore CPUs. In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201917). 503\u2013516."},{"key":"e_1_2_1_54_1","volume-title":"Proceedings of the 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201918)","author":"Parasyris K.","year":"2018","unstructured":"K. Parasyris , P. Koutsovasilis , V. Vassiliadis , C. D. Antonopoulos , N. Bellas , and S. Lalis . 2018. A framework for evaluating software on reduced margins hardware . In Proceedings of the 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201918) . 330\u2013337. DOI:https:\/\/doi.org\/10.1109\/DSN. 2018 .00043 10.1109\/DSN.2018.00043 K. Parasyris, P. Koutsovasilis, V. Vassiliadis, C. D. Antonopoulos, N. Bellas, and S. Lalis. 2018. A framework for evaluating software on reduced margins hardware. In Proceedings of the 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201918). 330\u2013337. DOI:https:\/\/doi.org\/10.1109\/DSN.2018.00043"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1015047.1015056"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0012-3"},{"key":"e_1_2_1_57_1","volume-title":"Proceedings of the 11th IEEE International On-Line Testing Symposium. 287\u2013292","author":"Raychowdhury A.","unstructured":"A. Raychowdhury , S. Ghosh , and K. Roy . 2005. A novel on-chip delay measurement hardware for efficient speed-binning . In Proceedings of the 11th IEEE International On-Line Testing Symposium. 287\u2013292 . A. Raychowdhury, S. Ghosh, and K. Roy. 2005. A novel on-chip delay measurement hardware for efficient speed-binning. In Proceedings of the 11th IEEE International On-Line Testing Symposium. 287\u2013292."},{"key":"e_1_2_1_58_1","volume-title":"Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE\u201905)","author":"Rodrigues J. N.","unstructured":"J. N. Rodrigues , M. Kamuf , H. Hedberg , and V. Owall . 2005. A manual on ASIC front to back end design flow . In Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE\u201905) . 75\u201376. J. N. Rodrigues, M. Kamuf, H. Hedberg, and V. Owall. 2005. A manual on ASIC front to back end design flow. In Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE\u201905). 75\u201376."},{"key":"e_1_2_1_59_1","volume-title":"Proceedings of the ACM Computer and Communications Security Conference (CCS\u201910)","author":"R\u00fchrmair Ulrich","year":"2010","unstructured":"Ulrich R\u00fchrmair , Frank Sehnke , Jan S\u00f6lter , Gideon Dror , Srinivas Devadas , and J\u00fcrgen Schmidhuber . 2010 . Modeling attacks on physical unclonable functions . In Proceedings of the ACM Computer and Communications Security Conference (CCS\u201910) . ACM, 237\u2013249. DOI:https:\/\/doi.org\/10.1145\/1866307.1866335 10.1145\/1866307.1866335 Ulrich R\u00fchrmair, Frank Sehnke, Jan S\u00f6lter, Gideon Dror, Srinivas Devadas, and J\u00fcrgen Schmidhuber. 2010. Modeling attacks on physical unclonable functions. In Proceedings of the ACM Computer and Communications Security Conference (CCS\u201910). ACM, 237\u2013249. DOI:https:\/\/doi.org\/10.1145\/1866307.1866335"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_26"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2968272"},{"key":"e_1_2_1_62_1","volume-title":"Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED\u201910)","author":"Sartori J.","unstructured":"J. Sartori , A. Pant , R. Kumar , and P. Gupta . 2010. Variation-aware speed binning of multi-core processors . In Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED\u201910) . 307\u2013314. J. Sartori, A. Pant, R. Kumar, and P. Gupta. 2010. Variation-aware speed binning of multi-core processors. In Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED\u201910). 307\u2013314."},{"key":"e_1_2_1_63_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201917)","author":"Sauer M.","year":"2017","unstructured":"M. Sauer , P. Raiola , L. Feiten , B. Becker , U. R\u00c3\u00bchrmair , and I. Polian . 2017. Sensitized path PUF: A lightweight embedded physical unclonable function . In Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201917) . 680\u2013685. DOI:https:\/\/doi.org\/10.23919\/DATE. 2017 .7927076 10.23919\/DATE.2017.7927076 M. Sauer, P. Raiola, L. Feiten, B. Becker, U. R\u00c3\u00bchrmair, and I. Polian. 2017. Sensitized path PUF: A lightweight embedded physical unclonable function. In Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201917). 680\u2013685. DOI:https:\/\/doi.org\/10.23919\/DATE.2017.7927076"},{"key":"e_1_2_1_64_1","article-title":"Non-volatile processor based on MRAM for ultra-low-power IoT devices","volume":"13","author":"Senni Sophiane","year":"2016","unstructured":"Sophiane Senni , Lionel Torres , Gilles Sassatelli , and Abdoulaye Gamatie . 2016 . Non-volatile processor based on MRAM for ultra-low-power IoT devices . J. Emerg. Technol. Comput. Syst. 13 , 2, Article 17 (Dec. 2016), 23 pages. DOI:https:\/\/doi.org\/10.1145\/3001936 10.1145\/3001936 Sophiane Senni, Lionel Torres, Gilles Sassatelli, and Abdoulaye Gamatie. 2016. Non-volatile processor based on MRAM for ultra-low-power IoT devices. J. Emerg. Technol. Comput. Syst. 13, 2, Article 17 (Dec. 2016), 23 pages. DOI:https:\/\/doi.org\/10.1145\/3001936","journal-title":"J. Emerg. Technol. Comput. Syst."},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435227.2435262"},{"key":"e_1_2_1_66_1","volume-title":"Proceedings of the 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914)","author":"Shi K.","unstructured":"K. Shi , D. Boland , E. Stott , S. Bayliss , and G. A. Constantinides . 2014. Datapath synthesis for overclocking: Online arithmetic for latency-accuracy trade-offs . In Proceedings of the 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914) . 1\u20136. DOI:https:\/\/doi.org\/10.1145\/2593069.2593118 10.1145\/2593069.2593118 K. Shi, D. Boland, E. Stott, S. Bayliss, and G. A. Constantinides. 2014. Datapath synthesis for overclocking: Online arithmetic for latency-accuracy trade-offs. In Proceedings of the 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914). 1\u20136. DOI:https:\/\/doi.org\/10.1145\/2593069.2593118"},{"key":"e_1_2_1_67_1","volume-title":"Proceedings of the ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201907)","author":"Suh G. E.","unstructured":"G. E. Suh and S. Devadas . 2007. Physical unclonable functions for device authentication and secret key generation . In Proceedings of the ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201907) . 9\u201314. G. E. Suh and S. Devadas. 2007. Physical unclonable functions for device authentication and secret key generation. In Proceedings of the ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201907). 9\u201314."},{"key":"e_1_2_1_68_1","volume-title":"Proceedings of the 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W\u201918)","author":"Tovletoglou K.","year":"2018","unstructured":"K. Tovletoglou , L. Mukhanov , G. Karakonstantis , A. Chatzidimitriou , G. Papadimitriou , M. Kaliorakis , D. Gizopoulos , Z. Hadjilambrou , Y. Sazeides , A. Lampropulos , S. Das , and P. Vo . 2018. Measuring and exploiting guardbands of server-grade ARMv8 CPU cores and DRAMs . In Proceedings of the 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W\u201918) . 6\u20139. DOI:https:\/\/doi.org\/10.1109\/DSN-W. 2018 .00013 10.1109\/DSN-W.2018.00013 K. Tovletoglou, L. Mukhanov, G. Karakonstantis, A. Chatzidimitriou, G. Papadimitriou, M. Kaliorakis, D. Gizopoulos, Z. Hadjilambrou, Y. Sazeides, A. Lampropulos, S. Das, and P. Vo. 2018. Measuring and exploiting guardbands of server-grade ARMv8 CPU cores and DRAMs. In Proceedings of the 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W\u201918). 6\u20139. DOI:https:\/\/doi.org\/10.1109\/DSN-W.2018.00013"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3012045"},{"key":"e_1_2_1_70_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201920)","author":"Tsiokanos Ioannis","year":"2020","unstructured":"Ioannis Tsiokanos , Lev Mukhanov , Giorgis Georgakoudis , Dimitrios S. Nikolopoulos , and Georgios Karakonstantis . 2020 . DEFCON: Generating and detecting failure-prone instruction sequences via stochastic search . In Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201920) . IEEE, 1121\u20131126. Ioannis Tsiokanos, Lev Mukhanov, Giorgis Georgakoudis, Dimitrios S. Nikolopoulos, and Georgios Karakonstantis. 2020. DEFCON: Generating and detecting failure-prone instruction sequences via stochastic search. In Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201920). IEEE, 1121\u20131126."},{"key":"e_1_2_1_71_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201919)","author":"Tsiokanos I.","year":"2019","unstructured":"I. Tsiokanos , L. Mukhanov , and G. Karakonstantis . 2019. Low-power variation-aware cores based on dynamic data-dependent bitwidth truncation . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201919) . 698\u2013703. DOI:https:\/\/doi.org\/10.23919\/DATE. 2019 .8714942 10.23919\/DATE.2019.8714942 I. Tsiokanos, L. Mukhanov, and G. Karakonstantis. 2019. Low-power variation-aware cores based on dynamic data-dependent bitwidth truncation. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201919). 698\u2013703. DOI:https:\/\/doi.org\/10.23919\/DATE.2019.8714942"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218617"},{"key":"e_1_2_1_73_1","first-page":"1","article-title":"Significance-driven data truncation for preventing timing failures","volume":"19","author":"Tsiokanos I.","year":"2019","unstructured":"I. Tsiokanos , L. Mukhanov , D. S. Nikolopoulos , and G. Karakonstantis . 2019 . Significance-driven data truncation for preventing timing failures . IEEE TDMR 19 , 1 (Mar. 2019), 25\u201336. DOI:https:\/\/doi.org\/10.1109\/TDMR.2019.2898949 10.1109\/TDMR.2019.2898949 I. Tsiokanos, L. Mukhanov, D. S. Nikolopoulos, and G. Karakonstantis. 2019. Significance-driven data truncation for preventing timing failures. IEEE TDMR 19, 1 (Mar. 2019), 25\u201336. DOI:https:\/\/doi.org\/10.1109\/TDMR.2019.2898949","journal-title":"IEEE TDMR"},{"key":"e_1_2_1_74_1","volume-title":"Proceedings of the IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS\u201919)","author":"Vatajelu E. I.","unstructured":"E. I. Vatajelu , G. D. Natale , M. S. Mispan , and B. Halak . 2019. On the encryption of the challenge in physically unclonable functions . In Proceedings of the IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS\u201919) . 115\u2013120. E. I. Vatajelu, G. D. Natale, M. S. Mispan, and B. Halak. 2019. On the encryption of the challenge in physically unclonable functions. In Proceedings of the IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS\u201919). 115\u2013120."},{"key":"e_1_2_1_75_1","volume-title":"Proceedings of the 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems (VLSID\u201916)","author":"Verbauwhede I.","unstructured":"I. Verbauwhede , D. Mukhopadhyay , and S. S. Roy . 2016. Embedded security . In Proceedings of the 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems (VLSID\u201916) . 23\u201323. I. Verbauwhede, D. Mukhopadhyay, and S. S. Roy. 2016. Embedded security. In Proceedings of the 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems (VLSID\u201916). 23\u201323."},{"key":"e_1_2_1_76_1","volume-title":"Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201911)","author":"Xin J.","unstructured":"J. Xin and R. Joseph . 2011. Identifying and predicting timing-critical instructions to boost timing speculation . In Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201911) . 128\u2013139. J. Xin and R. Joseph. 2011. Identifying and predicting timing-critical instructions to boost timing speculation. In Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201911). 128\u2013139."},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629929"},{"key":"e_1_2_1_78_1","volume-title":"Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC\u201913)","author":"Zheng Yu","unstructured":"Yu Zheng , A. R. Krishna , and S. Bhunia . 2013. ScanPUF: Robust ultralow-overhead PUF using scan chain . In Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC\u201913) . 626\u2013631. Yu Zheng, A. R. Krishna, and S. Bhunia. 2013. ScanPUF: Robust ultralow-overhead PUF using scan chain. In Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC\u201913). 626\u2013631."},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2603850"},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593156"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2421933"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3434281","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3434281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:35Z","timestamp":1750195475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3434281"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,31]]},"references-count":81,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,7,31]]}},"alternative-id":["10.1145\/3434281"],"URL":"https:\/\/doi.org\/10.1145\/3434281","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7,31]]},"assertion":[{"value":"2020-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-08-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}