{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T23:36:44Z","timestamp":1767829004234,"version":"3.49.0"},"reference-count":46,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,12,30]],"date-time":"2020-12-30T00:00:00Z","timestamp":1609286400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1723624, CCF-1750826,CCF-1723476,CNS-1525855,CCF-1723571"],"award-info":[{"award-number":["CCF-1723624, CCF-1750826,CCF-1723476,CNS-1525855,CCF-1723571"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2021,3,31]]},"abstract":"<jats:p>General-purpose computing systems employ memory hierarchies to provide the appearance of a single large, fast, coherent memory. In special-purpose CPUs, programmers manually manage distinct, non-coherent scratchpad memories. In this article, we combine these mechanisms by adding a virtually addressed, set-associative scratchpad to a general purpose CPU. Our scratchpad exists alongside a traditional cache and is able to avoid many of the programming challenges associated with traditional scratchpads without sacrificing generality (e.g., virtualization). Furthermore, our design delivers increased security and improves performance, especially for workloads with high locality or that interact with nonvolatile memory.<\/jats:p>","DOI":"10.1145\/3436730","type":"journal-article","created":{"date-parts":[[2020,12,30]],"date-time":"2020-12-30T12:30:51Z","timestamp":1609331451000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["SPX64"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4533-6347","authenticated-orcid":false,"given":"Abhishek","family":"Singh","sequence":"first","affiliation":[{"name":"Lehigh University"}]},{"given":"Shail","family":"Dave","sequence":"additional","affiliation":[{"name":"Arizona State University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1004-6398","authenticated-orcid":false,"given":"Pantea","family":"Zardoshti","sequence":"additional","affiliation":[{"name":"Lehigh University"}]},{"given":"Robert","family":"Brotzman","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Chao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Lehigh University"}]},{"given":"Xiaochen","family":"Guo","sequence":"additional","affiliation":[{"name":"Lehigh University"}]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[{"name":"Arizona State University"}]},{"given":"Gang","family":"Tan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Michael","family":"Spear","sequence":"additional","affiliation":[{"name":"Lehigh University"}]}],"member":"320","published-online":{"date-parts":[[2020,12,30]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"337131","article-title":"White Paper: Retpoline","author":"Intel Corporation","year":"2018","unstructured":"Intel Corporation . 2018 . White Paper: Retpoline : A Branch Target Injection Mitigation. Technical Report 337131 - 337003 . Retrieved from https:\/\/software.intel.com\/security-software-guidance\/api-app\/sites\/default\/files\/Retpoline-A-Branch-Target-Injection-Mitigation.pdf?source=techstories.org Intel Corporation. 2018. White Paper: Retpoline: A Branch Target Injection Mitigation. Technical Report 337131-003. Retrieved from https:\/\/software.intel.com\/security-software-guidance\/api-app\/sites\/default\/files\/Retpoline-A-Branch-Target-Injection-Mitigation.pdf?source=techstories.org","journal-title":"A Branch Target Injection Mitigation. Technical Report"},{"key":"e_1_2_1_2_1","volume-title":"Jones","author":"Ainsworth Sam","year":"2019","unstructured":"Sam Ainsworth and Timothy M . Jones . 2019 . MuonTrap: Preventing Cross-Domain Spectre-Like Attacks by Capturing Speculative State . arxiv:cs.CR\/1911.08384 (2019). Sam Ainsworth and Timothy M. Jones. 2019. MuonTrap: Preventing Cross-Domain Spectre-Like Attacks by Capturing Speculative State. arxiv:cs.CR\/1911.08384 (2019)."},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the ACM SIGMOD International Conference on Management of Data.","author":"Arulraj Joy","unstructured":"Joy Arulraj , Andrew Pavlo , and Subramanya R. Dulloor . 2015. Let\u2019s talk about storage 8 recovery methods for non-volatile memory database systems . In Proceedings of the ACM SIGMOD International Conference on Management of Data. Joy Arulraj, Andrew Pavlo, and Subramanya R. Dulloor. 2015. Let\u2019s talk about storage 8 recovery methods for non-volatile memory database systems. In Proceedings of the ACM SIGMOD International Conference on Management of Data."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the 10th International Symposium on Hardware\/Software Codesign (CODES\u201902)","author":"Banakar R.","unstructured":"R. Banakar , S. Steinke , Bo-Sik Lee , M. Balakrishnan , and P. Marwedel . 2002. Scratchpad memory: A design alternative for cache on-chip memory in embedded systems . In Proceedings of the 10th International Symposium on Hardware\/Software Codesign (CODES\u201902) . 73--78. DOI:https:\/\/doi.org\/10.1145\/774789.774805 R. Banakar, S. Steinke, Bo-Sik Lee, M. Balakrishnan, and P. Marwedel. 2002. Scratchpad memory: A design alternative for cache on-chip memory in embedded systems. In Proceedings of the 10th International Symposium on Hardware\/Software Codesign (CODES\u201902). 73--78. DOI:https:\/\/doi.org\/10.1145\/774789.774805"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2714064.2660224"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016825"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the 15th ACM Symposium on Principles and Practice of Parallel Programming.","author":"Dalessandro Luke","unstructured":"Luke Dalessandro , Michael Spear , and Michael L. Scott . 2010. NOrec: Streamlining STM by abolishing ownership records . In Proceedings of the 15th ACM Symposium on Principles and Practice of Parallel Programming. Luke Dalessandro, Michael Spear, and Michael L. Scott. 2010. NOrec: Streamlining STM by abolishing ownership records. In Proceedings of the 15th ACM Symposium on Principles and Practice of Parallel Programming."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24151-2_6"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the 22nd USENIX Conference on Security. 431--446","author":"Doychev Goran","year":"2013","unstructured":"Goran Doychev , Dominik Feld , Boris K\u00f6pf , Laurent Mauborgne , and Jan Reineke . 2013 . CacheAudit: A tool for the static analysis of cache side channels . In Proceedings of the 22nd USENIX Conference on Security. 431--446 . Goran Doychev, Dominik Feld, Boris K\u00f6pf, Laurent Mauborgne, and Jan Reineke. 2013. CacheAudit: A tool for the static analysis of cache side channels. In Proceedings of the 22nd USENIX Conference on Security. 431--446."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the 41st Design Automation Conference. ACM, 238--243","author":"Francesco Poletti","unstructured":"Poletti Francesco , Paul Marchal , David Atienza , Luca Benini , Francky Catthoor , and Jose M. Mendias . 2004. An integrated hardware\/software approach for runtime scratchpad management . In Proceedings of the 41st Design Automation Conference. ACM, 238--243 . Poletti Francesco, Paul Marchal, David Atienza, Luca Benini, Francky Catthoor, and Jose M. Mendias. 2004. An integrated hardware\/software approach for runtime scratchpad management. In Proceedings of the 41st Design Automation Conference. ACM, 238--243."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132438"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-007-0035-4"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the 4th IEEE International Workshop on Workload Characterization (WWC\u201901)","author":"Guthaus Matthew R.","unstructured":"Matthew R. Guthaus , Jeffrey S. Ringenberg , Dan Ernst , Todd M. Austin , Trevor Mudge , and Richard B. Brown . 2001. MiBench: A free, commercially representative embedded benchmark suite . In Proceedings of the 4th IEEE International Workshop on Workload Characterization (WWC\u201901) . IEEE, 3--14. Matthew R. Guthaus, Jeffrey S. Ringenberg, Dan Ernst, Todd M. Austin, Trevor Mudge, and Richard B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the 4th IEEE International Workshop on Workload Characterization (WWC\u201901). IEEE, 3--14."},{"key":"e_1_2_1_21_1","unstructured":"Intel Inc. 2019. Intel Skylake. Retrieved from https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(client).  Intel Inc. 2019. Intel Skylake. Retrieved from https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(client)."},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the IEEE Symposium on Security and Privacy (S8P\u201915)","author":"Irazoqui G.","unstructured":"G. Irazoqui , T. Eisenbarth , and B. Sunar . 2015. S$A: A shared cache attack that works across cores and defies VM sandboxing\u2014and its application to AES . In Proceedings of the IEEE Symposium on Security and Privacy (S8P\u201915) . 591--604. G. Irazoqui, T. Eisenbarth, and B. Sunar. 2015. S$A: A shared cache attack that works across cores and defies VM sandboxing\u2014and its application to AES. In Proceedings of the IEEE Symposium on Security and Privacy (S8P\u201915). 591--604."},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the 51st IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918)","author":"Kiriansky Vladimir","unstructured":"Vladimir Kiriansky , Ilia A. Lebedev , Saman P. Amarasinghe , Srinivas Devadas , and Joel S. Emer . 2018. DAWG: A defense against cache timing attacks in speculative execution processors . In Proceedings of the 51st IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918) . 974--987. Vladimir Kiriansky, Ilia A. Lebedev, Saman P. Amarasinghe, Srinivas Devadas, and Joel S. Emer. 2018. DAWG: A defense against cache timing attacks in speculative execution processors. In Proceedings of the 51st IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918). 974--987."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"e_1_2_1_27_1","first-page":"3","article-title":"Stash: Have your scratchpad and cache it too","volume":"43","author":"Komuravelli Rakesh","year":"2015","unstructured":"Rakesh Komuravelli , Matthew D. Sinclair , Johnathan Alsop , Muhammad Huzaifa , Maria Kotsifakou , Prakalp Srivastava , Sarita V. Adve , and Vikram S. Adve . 2015 . Stash: Have your scratchpad and cache it too . SIGARCH Comput. Archit. News 43 , 3 (June 2015), 707--719. DOI:https:\/\/doi.org\/10.1145\/2872887.2750374 Rakesh Komuravelli, Matthew D. Sinclair, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V. Adve, and Vikram S. Adve. 2015. Stash: Have your scratchpad and cache it too. SIGARCH Comput. Archit. News 43, 3 (June 2015), 707--719. DOI:https:\/\/doi.org\/10.1145\/2872887.2750374","journal-title":"SIGARCH Comput. Archit. News"},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the 42nd IEEE\/ACM International Symposium on Microarchitecture. ACM, 469--480","author":"Li Sheng","unstructured":"Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , and Norman P. Jouppi . 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures . In Proceedings of the 42nd IEEE\/ACM International Symposium on Microarchitecture. ACM, 469--480 . Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proceedings of the 42nd IEEE\/ACM International Symposium on Microarchitecture. ACM, 469--480."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 27th USENIX Security Symposium (USENIX Security\u201918)","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading kernel memory from user space . In Proceedings of the 27th USENIX Security Symposium (USENIX Security\u201918) . 973--990. Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading kernel memory from user space. In Proceedings of the 27th USENIX Security Symposium (USENIX Security\u201918). 973--990."},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the IEEE Symposium on Security and Privacy (SP\u201915)","author":"Liu Fangfei","unstructured":"Fangfei Liu , Y. Yarom , Qian Ge , G. Heiser , and R. B. Lee . 2015. Last-level cache side-channel attacks are practical . In Proceedings of the IEEE Symposium on Security and Privacy (SP\u201915) . 605--622. Fangfei Liu, Y. Yarom, Qian Ge, G. Heiser, and R. B. Lee. 2015. Last-level cache side-channel attacks are practical. In Proceedings of the IEEE Symposium on Security and Privacy (SP\u201915). 605--622."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_2_1_32_1","unstructured":"MICRON. 2020. DDR4 SDRAM. Retrieved from https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr4\/8gb_ddr4_sdram.pdf.  MICRON. 2020. DDR4 SDRAM. Retrieved from https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr4\/8gb_ddr4_sdram.pdf."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"key":"e_1_2_1_34_1","unstructured":"NVIDIA. 2013.Using Shared Memory in CUDA C\/C++. Retrieved from https:\/\/devblogs.nvidia.com\/using-shared-memory-cuda-cc\/.  NVIDIA. 2013.Using Shared Memory in CUDA C\/C++. Retrieved from https:\/\/devblogs.nvidia.com\/using-shared-memory-cuda-cc\/."},{"key":"e_1_2_1_35_1","volume-title":"Cache attacks and countermeasures: The case of AES. Topics in Cryptology\u2013CT-RSA 2006 (Jan","author":"Osvik Dag A.","year":"2006","unstructured":"Dag A. Osvik , Adi Shamir , and Eran Tromer . 2006. Cache attacks and countermeasures: The case of AES. Topics in Cryptology\u2013CT-RSA 2006 (Jan . 2006 ). Springer , 1--20. Dag A. Osvik, Adi Shamir, and Eran Tromer. 2006. Cache attacks and countermeasures: The case of AES. Topics in Cryptology\u2013CT-RSA 2006 (Jan. 2006). Springer, 1--20."},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the BSDCan Conference.","author":"Percival Colin","year":"2005","unstructured":"Colin Percival . 2005 . Cache missing for fun and profit . In Proceedings of the BSDCan Conference. Colin Percival. 2005. Cache missing for fun and profit. In Proceedings of the BSDCan Conference."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917) (Leibniz International Proceedings in Informatics (LIPIcs)), Marko Bertogna (Ed.)","volume":"76","author":"Soliman Muhammad Refaat","year":"2017","unstructured":"Muhammad Refaat Soliman and Rodolfo Pellizzoni . 2017 . WCET-driven dynamic data scratchpad management with compiler-directed prefetching . In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917) (Leibniz International Proceedings in Informatics (LIPIcs)), Marko Bertogna (Ed.) , Vol. 76 . Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 24:1\u201324:23. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS. 2017.24 Muhammad Refaat Soliman and Rodolfo Pellizzoni. 2017. WCET-driven dynamic data scratchpad management with compiler-directed prefetching. In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917) (Leibniz International Proceedings in Informatics (LIPIcs)), Marko Bertogna (Ed.), Vol. 76. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 24:1\u201324:23. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2017.24"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951747"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems.","author":"Volos Haris","unstructured":"Haris Volos , Andres Jaan Tack , and Michael M. Swift . 2011. Mnemosyne: Lightweight persistent memory . In Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems. Haris Volos, Andres Jaan Tack, and Michael M. Swift. 2011. Mnemosyne: Lightweight persistent memory. In Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems."},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the 51st IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918)","author":"Yan M.","unstructured":"M. Yan , J. Choi , D. Skarlatos , A. Morrison , C. Fletcher , and J. Torrellas . 2018. InvisiSpec: Making speculative execution invisible in the cache hierarchy . In Proceedings of the 51st IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918) . 428--441. M. Yan, J. Choi, D. Skarlatos, A. Morrison, C. Fletcher, and J. Torrellas. 2018. InvisiSpec: Making speculative execution invisible in the cache hierarchy. In Proceedings of the 51st IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918). 428--441."},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the 23rd USENIX Conference on Security. 719--732","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack . In Proceedings of the 23rd USENIX Conference on Security. 719--732 . Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack. In Proceedings of the 23rd USENIX Conference on Security. 719--732."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_17"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378582"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3328796"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3436730","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3436730","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3436730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:45:04Z","timestamp":1750268704000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3436730"}},"subtitle":["A Scratchpad Memory for General-purpose Microprocessors"],"short-title":[],"issued":{"date-parts":[[2020,12,30]]},"references-count":46,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,3,31]]}},"alternative-id":["10.1145\/3436730"],"URL":"https:\/\/doi.org\/10.1145\/3436730","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,30]]},"assertion":[{"value":"2020-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-12-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}