{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:09Z","timestamp":1750220649259,"version":"3.41.0"},"reference-count":93,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2021,2,9]],"date-time":"2021-02-09T00:00:00Z","timestamp":1612828800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Maxeler, Intel, and Xilinx is gratefully acknowledged"},{"name":"United Kingdom EPSRC","award":["EP\/L016796\/1, EP\/N031768\/1, EP\/P010040\/1, EP\/S030069\/1, and EP\/L00058X\/1"],"award-info":[{"award-number":["EP\/L016796\/1, EP\/N031768\/1, EP\/P010040\/1, EP\/S030069\/1, and EP\/L00058X\/1"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2021,6,30]]},"abstract":"<jats:p>We propose a design methodology to facilitate rigorous development of complex applications targeting reconfigurable hardware. Our methodology relies on analytical estimation of system performance and area utilisation for a given specific application and a particular system instance consisting of a controlflow machine working in conjunction with one or more reconfigurable dataflow accelerators. The targeted application is carefully analyzed, and the parts identified for hardware acceleration are reimplemented as a set of representative software models. Next, with the results of the application analysis, a suitable system architecture is devised and its performance is evaluated to determine bottlenecks, allowing predictable design. The architecture is iteratively refined, until the final version satisfying the specification requirements in terms of performance and required hardware area is obtained. We validate the presented methodology using a widely accepted convolutional neural network (VGG-16) and an important HPC application (BQCD). In both cases, our methodology relieved and alleviated all system bottlenecks before the hardware implementation was started. As a result the architectures were implemented first time right, achieving state-of-the-art performance within 15% of our modelling estimations.<\/jats:p>","DOI":"10.1145\/3436995","type":"journal-article","created":{"date-parts":[[2021,2,10]],"date-time":"2021-02-10T14:29:54Z","timestamp":1612967394000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["On Predictable Reconfigurable System Design"],"prefix":"10.1145","volume":"18","author":[{"given":"Nils","family":"Voss","sequence":"first","affiliation":[{"name":"Imperial College London, UK and Maxeler Technologies, London, UK"}]},{"given":"Bastiaan","family":"Kwaadgras","sequence":"additional","affiliation":[{"name":"Maxeler Technologies, London, UK"}]},{"given":"Oskar","family":"Mencer","sequence":"additional","affiliation":[{"name":"Maxeler Technologies, London, UK"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Imperial College London, London, UK"}]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[{"name":"Maxeler IoT-Labs and Imperial College London and Univ. of Groningen"}]}],"member":"320","published-online":{"date-parts":[[2021,2,9]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1145\/2664666.2664670"},{"unstructured":"Alibaba. [n.d.]. AliBaba f2 Instance. Retrieved from https:\/\/www.alibabacloud.com\/help\/doc-detail\/25378.htm#concept-sx4-lxv-tdb-f2.  Alibaba. [n.d.]. AliBaba f2 Instance. Retrieved from https:\/\/www.alibabacloud.com\/help\/doc-detail\/25378.htm#concept-sx4-lxv-tdb-f2.","key":"e_1_2_1_2_1"},{"unstructured":"Amazon. [n.d.]. Amazon F1 Instance. Retrieved from https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/.  Amazon. [n.d.]. Amazon F1 Instance. Retrieved from https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/.","key":"e_1_2_1_3_1"},{"doi-asserted-by":"crossref","unstructured":"J. Arram K. H. Tsoi Wayne Luk and P. Jiang. 2013. Hardware acceleration of genetic sequence alignment. In Reconfigurable Computing: Architectures Tools and Applications. Springer Berlin 13--24.  J. Arram K. H. Tsoi Wayne Luk and P. Jiang. 2013. Hardware acceleration of genetic sequence alignment. In Reconfigurable Computing: Architectures Tools and Applications. Springer Berlin 13--24.","key":"e_1_2_1_4_1","DOI":"10.1007\/978-3-642-36812-7_2"},{"volume-title":"Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 55--64","author":"Aydonat Utku","unstructured":"Utku Aydonat , Shane O\u2019Connell , Davor Capalija , Andrew C. Ling , and Gordon R. Chiu . 2017. An OpenCL\u2122 deep learning accelerator on arria 10 . In Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 55--64 . Utku Aydonat, Shane O\u2019Connell, Davor Capalija, Andrew C. Ling, and Gordon R. Chiu. 2017. An OpenCL\u2122 deep learning accelerator on arria 10. In Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 55--64.","key":"e_1_2_1_5_1"},{"volume-title":"Proceedings of the Design Automation Conference.","author":"Bachrach J.","unstructured":"J. Bachrach , H. Vo , B. Richards , Y. Lee , A. Waterman , R. Avi\u017eienis , J. Wawrzynek , and K. Asanovi\u0107 . 2012. Chisel: Constructing hardware in a Scala embedded language . In Proceedings of the Design Automation Conference. J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avi\u017eienis, J. Wawrzynek, and K. Asanovi\u0107. 2012. Chisel: Constructing hardware in a Scala embedded language. In Proceedings of the Design Automation Conference.","key":"e_1_2_1_6_1"},{"doi-asserted-by":"crossref","unstructured":"Luiz Andr\u00e9 Barroso Jimmy Clidaras and Urs H\u00f6lzle. 2013. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines.  Luiz Andr\u00e9 Barroso Jimmy Clidaras and Urs H\u00f6lzle. 2013. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines.","key":"e_1_2_1_7_1","DOI":"10.1007\/978-3-031-01741-4"},{"volume-title":"Maxeler Data-Flow in Computational Finance","author":"Becker Tobias","unstructured":"Tobias Becker , Oskar Mencer , Stephen Weston , and Georgi Gaydadjiev . 2015. Maxeler Data-Flow in Computational Finance . Springer International Publishing , Cham , 243--266. Tobias Becker, Oskar Mencer, Stephen Weston, and Georgi Gaydadjiev. 2015. Maxeler Data-Flow in Computational Finance. Springer International Publishing, Cham, 243--266.","key":"e_1_2_1_8_1"},{"volume-title":"Proceedings of the 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA\u201913)","author":"Boland David","unstructured":"David Boland and George A. Constantinides . 2013. Word-length optimization beyond straight line code . In Proceedings of the 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA\u201913) . 105--114. David Boland and George A. Constantinides. 2013. Word-length optimization beyond straight line code. In Proceedings of the 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA\u201913). 105--114.","key":"e_1_2_1_9_1"},{"volume-title":"Proceedings of the FPGA World Conference.","author":"Bower Jacob A.","unstructured":"Jacob A. Bower , James Huggett , Oliver Pell , and Michael J. Flynn . 2008. A Java-based system for FPGA programming . In Proceedings of the FPGA World Conference. Jacob A. Bower, James Huggett, Oliver Pell, and Michael J. Flynn. 2008. A Java-based system for FPGA programming. In Proceedings of the FPGA World Conference.","key":"e_1_2_1_10_1"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the International Conference on Field Program. Logic and App.","author":"Burger Doug","year":"2020","unstructured":"Doug Burger . 2020 . Keynote: Will programmable hardware reach scale . In Proceedings of the International Conference on Field Program. Logic and App. Doug Burger. 2020. Keynote: Will programmable hardware reach scale. In Proceedings of the International Conference on Field Program. Logic and App."},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201900)","volume":"3","author":"Cantin M. A.","unstructured":"M. A. Cantin , Y. Blaguiere , Y. Sarvaria , P. Lavoie , and E. Granger . 2000. Analysis of quantization effects in a digital hardware implementation of a fuzzy ART neural network algorithm . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201900) , Vol. 3 . 141--144. M. A. Cantin, Y. Blaguiere, Y. Sarvaria, P. Lavoie, and E. Granger. 2000. Analysis of quantization effects in a digital hardware implementation of a fuzzy ART neural network algorithm. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201900), Vol. 3. 141--144."},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the 2002 IEEE International Symposium on Circuits and Systems. Proceedings","volume":"2","author":"Cantin M. A.","unstructured":"M. A. Cantin , Y. Savaria , and P. Lavoie . 2002. A comparison of automatic word length optimization procedures . In Proceedings of the 2002 IEEE International Symposium on Circuits and Systems. Proceedings , Vol. 2 . M. A. Cantin, Y. Savaria, and P. Lavoie. 2002. A comparison of automatic word length optimization procedures. In Proceedings of the 2002 IEEE International Symposium on Circuits and Systems. Proceedings, Vol. 2."},{"volume-title":"Proceedings of the 2005 ACM\/IEEE Conference on Supercomputing (SC\u201905)","author":"Carrington L. C.","unstructured":"L. C. Carrington , M. Laurenzano , A. Snavely , R. L. Campbell , and L. P. Davis . 2005. How well can simple metrics represent the performance of HPC applications? In Proceedings of the 2005 ACM\/IEEE Conference on Supercomputing (SC\u201905) . 48--48. L. C. Carrington, M. Laurenzano, A. Snavely, R. L. Campbell, and L. P. Davis. 2005. How well can simple metrics represent the performance of HPC applications? In Proceedings of the 2005 ACM\/IEEE Conference on Supercomputing (SC\u201905). 48--48.","key":"e_1_2_1_14_1"},{"volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. ACM, 57--66","author":"Tak Chow Gary Chun","unstructured":"Gary Chun Tak Chow , Anson Hong Tak Tse , Qiwei Jin , Wayne Luk , Philip H. W. Leong , and David B. Thomas . 2012. A mixed precision Monte Carlo methodology for reconfigurable accelerator systems . In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. ACM, 57--66 . Gary Chun Tak Chow, Anson Hong Tak Tse, Qiwei Jin, Wayne Luk, Philip H. W. Leong, and David B. Thomas. 2012. A mixed precision Monte Carlo methodology for reconfigurable accelerator systems. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. ACM, 57--66.","key":"e_1_2_1_15_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1145\/307418.307503"},{"volume-title":"Advances in Parallel Computing","author":"da Silva Bruno","unstructured":"Bruno da Silva , An Braeken , Erik D\u2019Hollander , and Abdellah Touhafi . 2014. Performance and resource modeling for FPGAs using high-level synthesis tools . In Advances in Parallel Computing , Vol. 25 . IOS Press , 523--531. Bruno da Silva, An Braeken, Erik D\u2019Hollander, and Abdellah Touhafi. 2014. Performance and resource modeling for FPGAs using high-level synthesis tools. In Advances in Parallel Computing, Vol. 25. IOS Press, 523--531.","key":"e_1_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1155\/2013\/428078"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1017\/S096249290000235X"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1109\/MC.1980.1653418"},{"unstructured":"Jack Dongarra and Whitney Heins. 2013. Professor Jack Dongarra Announces New Supercomputer Benchmark. Retrieved from https:\/\/news.utk.edu\/2013\/07\/10\/professor-jack-dongarra-announces-supercomputer-benchmark\/.  Jack Dongarra and Whitney Heins. 2013. Professor Jack Dongarra Announces New Supercomputer Benchmark. Retrieved from https:\/\/news.utk.edu\/2013\/07\/10\/professor-jack-dongarra-announces-supercomputer-benchmark\/.","key":"e_1_2_1_21_1"},{"volume-title":"Proceedings of the 2007 3rd Southern Conference on Programmable Logic. 99--106","author":"El-Araby E.","unstructured":"E. El-Araby , M. Taher , M. Abouellail , T. El-Ghazawi , and G. B. Newby . 2007. Comparative analysis of high level programming for reconfigurable computers: Methodology and empirical study . In Proceedings of the 2007 3rd Southern Conference on Programmable Logic. 99--106 . E. El-Araby, M. Taher, M. Abouellail, T. El-Ghazawi, and G. B. Newby. 2007. Comparative analysis of high level programming for reconfigurable computers: Methodology and empirical study. In Proceedings of the 2007 3rd Southern Conference on Programmable Logic. 99--106.","key":"e_1_2_1_22_1"},{"unstructured":"Ad Emmen. 2020. Benchmarking Fugaku and Summit: A Revealing Process. Retrieved from http:\/\/primeurmagazine.com\/flash\/LV-PL-06-20-7.html.  Ad Emmen. 2020. Benchmarking Fugaku and Summit: A Revealing Process. Retrieved from http:\/\/primeurmagazine.com\/flash\/LV-PL-06-20-7.html.","key":"e_1_2_1_23_1"},{"unstructured":"Forbes. [n.d.]. Supercomputer Manages Fixed Income Risk at JPMorgan. Retrieved from https:\/\/www.forbes.com\/sites\/tomgroenfeldt\/2012\/03\/20\/supercomputer-manages-fixed-income-risk-at-jpmorgan\/#376c5e5f1001.  Forbes. [n.d.]. Supercomputer Manages Fixed Income Risk at JPMorgan. Retrieved from https:\/\/www.forbes.com\/sites\/tomgroenfeldt\/2012\/03\/20\/supercomputer-manages-fixed-income-risk-at-jpmorgan\/#376c5e5f1001.","key":"e_1_2_1_24_1"},{"volume-title":"Proceedings of the 2013 23rd International Conference on Field programmable Logic and Applications. 1--6.","author":"Gan L.","unstructured":"L. Gan , H. Fu , W. Luk , C. Yang , W. Xue , X. Huang , Y. Zhang , and G. Yang . 2013. Accelerating solvers for global atmospheric equations through mixed-precision data flow engine . In Proceedings of the 2013 23rd International Conference on Field programmable Logic and Applications. 1--6. L. Gan, H. Fu, W. Luk, C. Yang, W. Xue, X. Huang, Y. Zhang, and G. Yang. 2013. Accelerating solvers for global atmospheric equations through mixed-precision data flow engine. In Proceedings of the 2013 23rd International Conference on Field programmable Logic and Applications. 1--6.","key":"e_1_2_1_25_1"},{"volume-title":"Proceedings of the 2012 International Conference on Field-Programmable Technology. 182--189","author":"Guo C.","unstructured":"C. Guo , H. Fu , and W. Luk . 2012. A fully-pipelined expectation-maximization engine for Gaussian Mixture Models . In Proceedings of the 2012 International Conference on Field-Programmable Technology. 182--189 . C. Guo, H. Fu, and W. Luk. 2012. A fully-pipelined expectation-maximization engine for Gaussian Mixture Models. In Proceedings of the 2012 International Conference on Field-Programmable Technology. 182--189.","key":"e_1_2_1_26_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_27_1","DOI":"10.1145\/42411.42415"},{"unstructured":"Kaiming He Xiangyu Zhang Shaoqing Ren and Jian Sun. 2015. Deep residual learning for image recognition. abs\/1512.0338. Retrieved from http:\/\/arxiv.org\/abs\/1512.03385.  Kaiming He Xiangyu Zhang Shaoqing Ren and Jian Sun. 2015. Deep residual learning for image recognition. abs\/1512.0338. Retrieved from http:\/\/arxiv.org\/abs\/1512.03385.","key":"e_1_2_1_28_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_1","DOI":"10.6028\/jres.049.044"},{"volume-title":"Proceedings of the 1st International Workshop on High-performance Reconfigurable Computing Technology and Applications: Held in Conjunction with SC07 (HPRCTA\u201907)","author":"Holland Brian","unstructured":"Brian Holland , Karthik Nagarajan , Chris Conger , Adam Jacobs , and Alan D. George . 2007. RAT: A methodology for predicting performance in application design migration to FPGAs . In Proceedings of the 1st International Workshop on High-performance Reconfigurable Computing Technology and Applications: Held in Conjunction with SC07 (HPRCTA\u201907) . ACM, New York, NY, 1--10. Brian Holland, Karthik Nagarajan, Chris Conger, Adam Jacobs, and Alan D. George. 2007. RAT: A methodology for predicting performance in application design migration to FPGAs. In Proceedings of the 1st International Workshop on High-performance Reconfigurable Computing Technology and Applications: Held in Conjunction with SC07 (HPRCTA\u201907). ACM, New York, NY, 1--10.","key":"e_1_2_1_30_1"},{"volume-title":"Proceedings of the 37th Annual International Symposium on Computer Architecture. Association for Computing Machinery","author":"Hong Sunpyo","unstructured":"Sunpyo Hong and Hyesoon Kim . [n.d.]. An integrated GPU power and performance model . In Proceedings of the 37th Annual International Symposium on Computer Architecture. Association for Computing Machinery , New York, NY, 280--289. Sunpyo Hong and Hyesoon Kim. [n.d.]. An integrated GPU power and performance model. In Proceedings of the 37th Annual International Symposium on Computer Architecture. Association for Computing Machinery, New York, NY, 280--289.","key":"e_1_2_1_31_1"},{"key":"e_1_2_1_32_1","volume-title":"A survey on partitioning models, solution algorithms and algorithm parallelization for hardware\/software co-design. Des. Autom. Embed. Syst. 23, 1 (01","author":"Hou Neng","year":"2019","unstructured":"Neng Hou , Xiaohu Yan , and Fazhi He. 2019. A survey on partitioning models, solution algorithms and algorithm parallelization for hardware\/software co-design. Des. Autom. Embed. Syst. 23, 1 (01 Jun. 2019 ), 57--77. Neng Hou, Xiaohu Yan, and Fazhi He. 2019. A survey on partitioning models, solution algorithms and algorithm parallelization for hardware\/software co-design. Des. Autom. Embed. Syst. 23, 1 (01 Jun. 2019), 57--77."},{"unstructured":"Chris Jones. 2015. Maxeler Dense Matrix Multiply. Retrieved from https:\/\/github.com\/maxeler\/Dense-Matrix-Multiplication.  Chris Jones. 2015. Maxeler Dense Matrix Multiply. Retrieved from https:\/\/github.com\/maxeler\/Dense-Matrix-Multiplication.","key":"e_1_2_1_33_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_34_1","DOI":"10.1145\/3079856.3080246"},{"volume-title":"Proceedings of the 2007 Canadian Conference on Electrical and Computer Engineering. 1657--1660","author":"Kebbati Y.","unstructured":"Y. Kebbati and H. K. Souffi . 2007. Optimized design methodology for an integration of electrical control systems . In Proceedings of the 2007 Canadian Conference on Electrical and Computer Engineering. 1657--1660 . Y. Kebbati and H. K. Souffi. 2007. Optimized design methodology for an integration of electrical control systems. In Proceedings of the 2007 Canadian Conference on Electrical and Computer Engineering. 1657--1660.","key":"e_1_2_1_35_1"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 429--435","author":"Keding H.","unstructured":"H. Keding , M. Willems , M. Coors , and H. Meyr . 1998. FRIDGE: A fixed-point design and simulation environment . In Proceedings of the Design, Automation and Test in Europe Conference. 429--435 . H. Keding, M. Willems, M. Coors, and H. Meyr. 1998. FRIDGE: A fixed-point design and simulation environment. In Proceedings of the Design, Automation and Test in Europe Conference. 429--435.","key":"e_1_2_1_36_1"},{"key":"e_1_2_1_37_1","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1109\/VLSISP.1995.527491","article-title":"Fixed-point optimization utility for C and C++ based digital signal processing programs","author":"Kim Seehyun","year":"1995","unstructured":"Seehyun Kim , Ki-Il Kum , and Wonyong Sung . 1995 . Fixed-point optimization utility for C and C++ based digital signal processing programs . In VLSI Signal Processing , VIII. 197 -- 206 . Seehyun Kim, Ki-Il Kum, and Wonyong Sung. 1995. Fixed-point optimization utility for C and C++ based digital signal processing programs. In VLSI Signal Processing, VIII. 197--206.","journal-title":"VLSI Signal Processing"},{"key":"e_1_2_1_38_1","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/82.735357","article-title":"Fixed-point optimization utility for C and C++ based digital signal processing programs","volume":"45","author":"Kim Seehyun","year":"1998","unstructured":"Seehyun Kim , Ki-Il Kum , and Wonyong Sung . 1998 . Fixed-point optimization utility for C and C++ based digital signal processing programs . IEEE Trans. Circ. Syst. II: Analog Dig. Sign. Process. 45 , 11 (Nov. 1998), 1455--1464. Seehyun Kim, Ki-Il Kum, and Wonyong Sung. 1998. Fixed-point optimization utility for C and C++ based digital signal processing programs. IEEE Trans. Circ. Syst. II: Analog Dig. Sign. Process. 45, 11 (Nov. 1998), 1455--1464.","journal-title":"IEEE Trans. Circ. Syst. II: Analog Dig. Sign. Process."},{"volume-title":"Designing Data-intensive Applications: The Big Ideas Behind Reliable, Scalable, and Maintainable Systems. O\u2019Reilly Media","author":"Kleppmann Martin","unstructured":"Martin Kleppmann . 2017. Designing Data-intensive Applications: The Big Ideas Behind Reliable, Scalable, and Maintainable Systems. O\u2019Reilly Media , Inc . Martin Kleppmann. 2017. Designing Data-intensive Applications: The Big Ideas Behind Reliable, Scalable, and Maintainable Systems. O\u2019Reilly Media, Inc.","key":"e_1_2_1_39_1"},{"volume-title":"Proceedings of the 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916)","author":"Koeplinger D.","unstructured":"D. Koeplinger , R. Prabhakar , Y. Zhang , C. Delimitrou , C. Kozyrakis , and K. Olukotun . 2016. Automatic generation of efficient accelerators for reconfigurable hardware . In Proceedings of the 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916) . 115--127. D. Koeplinger, R. Prabhakar, Y. Zhang, C. Delimitrou, C. Kozyrakis, and K. Olukotun. 2016. Automatic generation of efficient accelerators for reconfigurable hardware. In Proceedings of the 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916). 115--127.","key":"e_1_2_1_40_1"},{"volume-title":"Proceedings of the 2019 29th International Conference on Field Programmable Logic and Applications (FPL\u201919)","author":"Koliogeorgi K.","unstructured":"K. Koliogeorgi , N. Voss , S. Fytraki , S. Xydis , G. Gaydadjiev , and D. Soudris . 2019. Dataflow acceleration of smith-waterman with traceback for high throughput next generation sequencing . In Proceedings of the 2019 29th International Conference on Field Programmable Logic and Applications (FPL\u201919) . K. Koliogeorgi, N. Voss, S. Fytraki, S. Xydis, G. Gaydadjiev, and D. Soudris. 2019. Dataflow acceleration of smith-waterman with traceback for high throughput next generation sequencing. In Proceedings of the 2019 29th International Conference on Field Programmable Logic and Applications (FPL\u201919).","key":"e_1_2_1_41_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_42_1","DOI":"10.1145\/2370816.2370850"},{"doi-asserted-by":"publisher","key":"e_1_2_1_43_1","DOI":"10.1109\/MC.1982.1653825"},{"doi-asserted-by":"publisher","key":"e_1_2_1_44_1","DOI":"10.1109\/ITNG.2015.142"},{"key":"e_1_2_1_45_1","volume-title":"Super vessel: The open cloud service for OpenPOWER. White Paper","author":"Lin Yonghua","year":"2015","unstructured":"Yonghua Lin and Ling Shao . 2015. Super vessel: The open cloud service for OpenPOWER. White Paper , IBM Corporation ( 2015 ). Yonghua Lin and Ling Shao. 2015. Super vessel: The open cloud service for OpenPOWER. White Paper, IBM Corporation (2015)."},{"doi-asserted-by":"publisher","key":"e_1_2_1_46_1","DOI":"10.1109\/MM.2011.17"},{"volume-title":"Proceedings of the 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201917)","author":"Lu L.","unstructured":"L. Lu , Y. Liang , Q. Xiao , and S. Yan . 2017. Evaluating fast algorithms for convolutional neural networks on FPGAs . In Proceedings of the 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201917) . 101--108. L. Lu, Y. Liang, Q. Xiao, and S. Yan. 2017. Evaluating fast algorithms for convolutional neural networks on FPGAs. In Proceedings of the 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201917). 101--108.","key":"e_1_2_1_47_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_48_1","DOI":"10.1145\/3020078.3021736"},{"doi-asserted-by":"publisher","key":"e_1_2_1_49_1","DOI":"10.1145\/3019612.3019683"},{"volume-title":"Proceedings of the 72nd EAGE Conference and Exhibition incorporating SPE EUROPEC\u201910","author":"Marchetti Paolo","unstructured":"Paolo Marchetti , Diego Oriato , Oliver Pell , A. M. Cristini , and D. Theis . 2010. Fast 3D ZO CRS stack\u2014An FPGA implementation of an optimization based on the simultaneous estimate of eight parameters . In Proceedings of the 72nd EAGE Conference and Exhibition incorporating SPE EUROPEC\u201910 . Paolo Marchetti, Diego Oriato, Oliver Pell, A. M. Cristini, and D. Theis. 2010. Fast 3D ZO CRS stack\u2014An FPGA implementation of an optimization based on the simultaneous estimate of eight parameters. In Proceedings of the 72nd EAGE Conference and Exhibition incorporating SPE EUROPEC\u201910.","key":"e_1_2_1_50_1"},{"key":"e_1_2_1_51_1","volume-title":"Structured Parallel Programming: Patterns for Efficient Computation","author":"McCool Michael","unstructured":"Michael McCool , James Reinders , and Arch Robison . 2012. Structured Parallel Programming: Patterns for Efficient Computation ( 1 st ed.). Morgan Kaufmann , San Francisco, CA . Michael McCool, James Reinders, and Arch Robison. 2012. Structured Parallel Programming: Patterns for Efficient Computation (1st ed.). Morgan Kaufmann, San Francisco, CA.","edition":"1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_52_1","DOI":"10.1109\/92.920835"},{"key":"e_1_2_1_53_1","volume-title":"Modha","author":"Merolla Paul A.","year":"2014","unstructured":"Paul A. Merolla , John V. Arthur , Rodrigo Alvarez-Icaza , Andrew S. Cassidy , Jun Sawada , Filipp Akopyan , Bryan L. Jackson , Nabil Imam , Chen Guo , Yutaka Nakamura , Bernard Brezzo , Ivan Vo , Steven K. Esser , Rathinakumar Appuswamy , Brian Taba , Arnon Amir , Myron D. Flickner , William P. Risk , Rajit Manohar , and Dharmendra S . Modha . 2014 . A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 6197 (2014), 668--673. Paul A. Merolla, John V. Arthur, Rodrigo Alvarez-Icaza, Andrew S. Cassidy, Jun Sawada, Filipp Akopyan, Bryan L. Jackson, Nabil Imam, Chen Guo, Yutaka Nakamura, Bernard Brezzo, Ivan Vo, Steven K. Esser, Rathinakumar Appuswamy, Brian Taba, Arnon Amir, Myron D. Flickner, William P. Risk, Rajit Manohar, and Dharmendra S. Modha. 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 6197 (2014), 668--673."},{"key":"e_1_2_1_54_1","volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli Giovanni De","unstructured":"Giovanni De Micheli . 1994. Synthesis and Optimization of Digital Circuits ( 1 st ed.). McGraw--Hill Higher Education . Giovanni De Micheli. 1994. Synthesis and Optimization of Digital Circuits (1st ed.). McGraw--Hill Higher Education.","edition":"1"},{"unstructured":"Microsoft. [n.d.]. Inside the Microsoft FPGA-based Configurable Cloud. Retrieved from https:\/\/azure.microsoft.com\/en-gb\/resources\/videos\/build-2017-inside-the-microsoft-fpga-based-configurable-cloud\/.  Microsoft. [n.d.]. Inside the Microsoft FPGA-based Configurable Cloud. Retrieved from https:\/\/azure.microsoft.com\/en-gb\/resources\/videos\/build-2017-inside-the-microsoft-fpga-based-configurable-cloud\/.","key":"e_1_2_1_55_1"},{"key":"e_1_2_1_56_1","first-page":"4","article-title":"FPGA design methodology for industrial control systems\u2014A review","volume":"54","author":"Monmasson E.","year":"2007","unstructured":"E. Monmasson and M. N. Cirstea . 2007 . FPGA design methodology for industrial control systems\u2014A review . IEEE Trans. Industr. Electr. 54 , 4 (Aug. 2007), 1824--1842. E. Monmasson and M. N. Cirstea. 2007. FPGA design methodology for industrial control systems\u2014A review. IEEE Trans. Industr. Electr. 54, 4 (Aug. 2007), 1824--1842.","journal-title":"IEEE Trans. Industr. Electr."},{"volume-title":"SystemC: Methodologies and Applications","author":"M\u00fcller Wolfgang","unstructured":"Wolfgang M\u00fcller , Wolfgang Rosenstiel , and J\u00fcrgen Ruf . 2007. SystemC: Methodologies and Applications . Springer Science 8 Business. Wolfgang M\u00fcller, Wolfgang Rosenstiel, and J\u00fcrgen Ruf. 2007. SystemC: Methodologies and Applications. Springer Science 8 Business.","key":"e_1_2_1_57_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_58_1","DOI":"10.1016\/j.jpdc.2017.05.014"},{"key":"e_1_2_1_59_1","volume-title":"BQCD: Berlin quantum chromodynamics program. arXiv1011.0199.","author":"Nakamura Yoshifumi","year":"2014","unstructured":"Yoshifumi Nakamura and Hinnerk St\u00fcben . 2014 . BQCD: Berlin quantum chromodynamics program. arXiv1011.0199. Retrieved from https:\/\/arxiv.org\/abs\/1011.0199. Yoshifumi Nakamura and Hinnerk St\u00fcben. 2014. BQCD: Berlin quantum chromodynamics program. arXiv1011.0199. Retrieved from https:\/\/arxiv.org\/abs\/1011.0199."},{"volume-title":"Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW\u201917)","author":"Nestorov A. M.","unstructured":"A. M. Nestorov , E. Reggiani , H. Palikareva , P. Burovskiy , T. Becker , and M. D. Santambrogio . 2017. A scalable dataflow implementation of Curran\u2019s approximation algorithm . In Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW\u201917) . 150--157. A. M. Nestorov, E. Reggiani, H. Palikareva, P. Burovskiy, T. Becker, and M. D. Santambrogio. 2017. A scalable dataflow implementation of Curran\u2019s approximation algorithm. In Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW\u201917). 150--157.","key":"e_1_2_1_60_1"},{"volume-title":"Multi-layer Channel Routing Complexity and Algorithms","author":"Pal Rajat K.","unstructured":"Rajat K. Pal . 2000. Multi-layer Channel Routing Complexity and Algorithms . Alpha Science Int\u2019l Ltd . Rajat K. Pal. 2000. Multi-layer Channel Routing Complexity and Algorithms. Alpha Science Int\u2019l Ltd.","key":"e_1_2_1_61_1"},{"key":"e_1_2_1_62_1","volume-title":"Kuen Hung Tsoi, and Wayne Luk","author":"Pell Oliver","year":"2013","unstructured":"Oliver Pell , Oskar Mencer , Kuen Hung Tsoi, and Wayne Luk . 2013 . Maximum performance computing with dataflow engines. In High-Performance Computing Using FPGAs. Springer , New York, NY, 747--774. Oliver Pell, Oskar Mencer, Kuen Hung Tsoi, and Wayne Luk. 2013. Maximum performance computing with dataflow engines. In High-Performance Computing Using FPGAs. Springer, New York, NY, 747--774."},{"doi-asserted-by":"publisher","key":"e_1_2_1_63_1","DOI":"10.1145\/2872362.2872415"},{"volume-title":"Proceedings of the 2014 International Conference on Field-Programmable Technology (FPT\u201914)","author":"Rashid R.","unstructured":"R. Rashid , J. G. Steffan , and V. Betz . 2014. Comparing performance, productivity and scalability of the TILT overlay processor to OpenCL HLS . In Proceedings of the 2014 International Conference on Field-Programmable Technology (FPT\u201914) . 20--27. R. Rashid, J. G. Steffan, and V. Betz. 2014. Comparing performance, productivity and scalability of the TILT overlay processor to OpenCL HLS. In Proceedings of the 2014 International Conference on Field-Programmable Technology (FPT\u201914). 20--27.","key":"e_1_2_1_64_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_65_1","DOI":"10.1109\/41.744370"},{"doi-asserted-by":"publisher","key":"e_1_2_1_66_1","DOI":"10.1109\/IGCC.2011.6008553"},{"volume-title":"Proceedings of the 2014 ACM\/IEEE 41st International Symposium on Computer Architecture.","author":"Shao Y. S.","unstructured":"Y. S. Shao , B. Reagen , G. Y. Wei , and D. Brooks . 2014. Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures . In Proceedings of the 2014 ACM\/IEEE 41st International Symposium on Computer Architecture. Y. S. Shao, B. Reagen, G. Y. Wei, and D. Brooks. 2014. Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures. In Proceedings of the 2014 ACM\/IEEE 41st International Symposium on Computer Architecture.","key":"e_1_2_1_67_1"},{"volume-title":"Proceedings of the 41st Design Automation Conference. 478--483","author":"Shi Changchun","unstructured":"Changchun Shi and R. W. Brodersen . 2004. Automated fixed-point data-type optimization tool for signal processing and communication systems . In Proceedings of the 41st Design Automation Conference. 478--483 . Changchun Shi and R. W. Brodersen. 2004. Automated fixed-point data-type optimization tool for signal processing and communication systems. In Proceedings of the 41st Design Automation Conference. 478--483.","key":"e_1_2_1_68_1"},{"unstructured":"Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv 1409.1556. Retrieved from https:\/\/arxiv.org\/abs\/1409.1556.  Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv 1409.1556. Retrieved from https:\/\/arxiv.org\/abs\/1409.1556.","key":"e_1_2_1_69_1"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 28--35","author":"Srinivasan V.","unstructured":"V. Srinivasan , S. Radhakrishnan , and R. Vemuri . 1998. Hardware software partitioning with integrated hardware design space exploration . In Proceedings of the Design, Automation and Test in Europe Conference. 28--35 . V. Srinivasan, S. Radhakrishnan, and R. Vemuri. 1998. Hardware software partitioning with integrated hardware design space exploration. In Proceedings of the Design, Automation and Test in Europe Conference. 28--35.","key":"e_1_2_1_70_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_71_1","DOI":"10.1088\/1748-0221\/12\/02\/C02015"},{"doi-asserted-by":"publisher","key":"e_1_2_1_72_1","DOI":"10.1109\/54.232468"},{"volume-title":"Proceedings of the 2007 ACM\/IEEE Conference on Supercomputing (SC\u201907)","author":"Tikir M. M.","unstructured":"M. M. Tikir , L. Carrington , E. Strohmaier , and A. Snavely . 2007. A genetic algorithms approach to modeling the performance of memory-bound computations . In Proceedings of the 2007 ACM\/IEEE Conference on Supercomputing (SC\u201907) . 1--12. M. M. Tikir, L. Carrington, E. Strohmaier, and A. Snavely. 2007. A genetic algorithms approach to modeling the performance of memory-bound computations. In Proceedings of the 2007 ACM\/IEEE Conference on Supercomputing (SC\u201907). 1--12.","key":"e_1_2_1_73_1"},{"key":"e_1_2_1_74_1","first-page":"2","article-title":"Reconfigurable computing: Architectures and design methods","volume":"152","author":"Todman T. J.","year":"2005","unstructured":"T. J. Todman , G. A. Constantinides , S. J. E. Wilton , O. Mencer , W. Luk , and P. Y. K. Cheung . 2005 . Reconfigurable computing: Architectures and design methods . IEE Proc. Comput. Dig. Techn. 152 , 2 (Mar. 2005), 193--207. T. J. Todman, G. A. Constantinides, S. J. E. Wilton, O. Mencer, W. Luk, and P. Y. K. Cheung. 2005. Reconfigurable computing: Architectures and design methods. IEE Proc. Comput. Dig. Techn. 152, 2 (Mar. 2005), 193--207.","journal-title":"IEE Proc. Comput. Dig. Techn."},{"key":"e_1_2_1_75_1","volume-title":"SEG Technical Program Expanded Abstracts","author":"Tomas Carlo","year":"2012","unstructured":"Carlo Tomas , Luca Cazzola , Diego Oriato , Oliver Pell , Daniela Theis , Guido Satta , and Ernesto Bonomi . 2012. Acceleration of the anisotropic PSPI imaging algorithm with dataflow engines . In SEG Technical Program Expanded Abstracts 2012 . 1--5. Carlo Tomas, Luca Cazzola, Diego Oriato, Oliver Pell, Daniela Theis, Guido Satta, and Ernesto Bonomi. 2012. Acceleration of the anisotropic PSPI imaging algorithm with dataflow engines. In SEG Technical Program Expanded Abstracts 2012. 1--5."},{"volume-title":"Rapid Development of Gzip with MaxJ","author":"Voss Nils","unstructured":"Nils Voss , Tobias Becker , Oskar Mencer , and Georgi Gaydadjiev . 2017. Rapid Development of Gzip with MaxJ . Springer International Publishing , Cham , 60--71. Nils Voss, Tobias Becker, Oskar Mencer, and Georgi Gaydadjiev. 2017. Rapid Development of Gzip with MaxJ. Springer International Publishing, Cham, 60--71.","key":"e_1_2_1_76_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_77_1","DOI":"10.1109\/ReConFig48160.2019.8994775"},{"doi-asserted-by":"publisher","key":"e_1_2_1_78_1","DOI":"10.1007\/s11265-020-01548-9"},{"volume-title":"FPGA Accelerator Design Using OpenCL","author":"Waidyasooriya Hasitha Muthumala","unstructured":"Hasitha Muthumala Waidyasooriya , Masanori Hariyama , and Kunio Uchiyama . 2018. FPGA Accelerator Design Using OpenCL . Springer International Publishing , 29--43. Hasitha Muthumala Waidyasooriya, Masanori Hariyama, and Kunio Uchiyama. 2018. FPGA Accelerator Design Using OpenCL. Springer International Publishing, 29--43.","key":"e_1_2_1_79_1"},{"volume-title":"Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Wang Z.","unstructured":"Z. Wang , B. He , W. Zhang , and S. Jiang . 2016. A performance analysis framework for optimizing OpenCL applications on FPGAs . In Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916) . 114--125. Z. Wang, B. He, W. Zhang, and S. Jiang. 2016. A performance analysis framework for optimizing OpenCL applications on FPGAs. In Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916). 114--125.","key":"e_1_2_1_80_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_81_1","DOI":"10.1145\/3061639.3062207"},{"volume-title":"Proceedings of the 2010 IEEE Workshop on High Performance Computational Finance. 1--8.","author":"Weston S.","unstructured":"S. Weston , J. Marin , J. Spooner , O. Pell , and O. Mencer . 2010. Accelerating the computation of portfolios of tranched credit derivatives . In Proceedings of the 2010 IEEE Workshop on High Performance Computational Finance. 1--8. S. Weston, J. Marin, J. Spooner, O. Pell, and O. Mencer. 2010. Accelerating the computation of portfolios of tranched credit derivatives. In Proceedings of the 2010 IEEE Workshop on High Performance Computational Finance. 1--8.","key":"e_1_2_1_82_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_83_1","DOI":"10.1002\/cpe.1778"},{"doi-asserted-by":"publisher","key":"e_1_2_1_84_1","DOI":"10.1145\/1498765.1498785"},{"doi-asserted-by":"publisher","key":"e_1_2_1_85_1","DOI":"10.1103\/PhysRevD.10.2445"},{"volume-title":"Arithmetic Complexity of Computations","author":"Winograd S.","unstructured":"S. Winograd . 1980. Arithmetic Complexity of Computations . Society for Industrial and Applied Mathematics . S. Winograd. 1980. Arithmetic Complexity of Computations. Society for Industrial and Applied Mathematics.","key":"e_1_2_1_86_1"},{"unstructured":"Xilinx. [n.d.]. Baidu Deploys Xilinx FPGAs in New Public Cloud Acceleration Services. Retrieved from https:\/\/www.xilinx.com\/news\/press\/2017\/baidu-deploys-xilinx-fpgas-in-new-public-cloud-acceleration-services.html.  Xilinx. [n.d.]. Baidu Deploys Xilinx FPGAs in New Public Cloud Acceleration Services. Retrieved from https:\/\/www.xilinx.com\/news\/press\/2017\/baidu-deploys-xilinx-fpgas-in-new-public-cloud-acceleration-services.html.","key":"e_1_2_1_87_1"},{"unstructured":"ZDNet. [n.d.]. Intel FPGAs Picked up by Dell EMC and Fujitsu. Retrieved from https:\/\/www.zdnet.com\/article\/intel-fpgas-picked-up-by-dell-emc-and-fujitsu\/.  ZDNet. [n.d.]. Intel FPGAs Picked up by Dell EMC and Fujitsu. Retrieved from https:\/\/www.zdnet.com\/article\/intel-fpgas-picked-up-by-dell-emc-and-fujitsu\/.","key":"e_1_2_1_88_1"},{"volume-title":"Proceedings of the 2013 IEEE International Conference on Acoustics, Speech and Signal Processing. 3517--3521","author":"Zeiler M. D.","unstructured":"M. D. Zeiler , M. Ranzato , R. Monga , M. Mao , K. Yang , Q. V. Le , P. Nguyen , A. Senior , V. Vanhoucke , J. Dean , and G. E. Hinton . 2013. On rectified linear units for speech processing . In Proceedings of the 2013 IEEE International Conference on Acoustics, Speech and Signal Processing. 3517--3521 . M. D. Zeiler, M. Ranzato, R. Monga, M. Mao, K. Yang, Q. V. Le, P. Nguyen, A. Senior, V. Vanhoucke, J. Dean, and G. E. Hinton. 2013. On rectified linear units for speech processing. In Proceedings of the 2013 IEEE International Conference on Acoustics, Speech and Signal Processing. 3517--3521.","key":"e_1_2_1_89_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_90_1","DOI":"10.1145\/2966986.2967011"},{"doi-asserted-by":"publisher","key":"e_1_2_1_91_1","DOI":"10.1145\/3020078.3021698"},{"volume-title":"Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917)","author":"Zhao J.","unstructured":"J. Zhao , L. Feng , S. Sinha , W. Zhang , Y. Liang , and B. He . 2017. COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications . In Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917) . 430--437. J. Zhao, L. Feng, S. Sinha, W. Zhang, Y. Liang, and B. He. 2017. COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications. In Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917). 430--437.","key":"e_1_2_1_92_1"},{"volume-title":"Proceedings of the Design, Automation, and Test in Europe Conference (DATE\u201917)","author":"Zhong G.","unstructured":"G. Zhong , A. Prakash , S. Wang , Y. Liang , T. Mitra , and S. Niar . 2017. Design space exploration of FPGA-based accelerators with multi-level parallelism . In Proceedings of the Design, Automation, and Test in Europe Conference (DATE\u201917) . G. Zhong, A. Prakash, S. Wang, Y. Liang, T. Mitra, and S. Niar. 2017. Design space exploration of FPGA-based accelerators with multi-level parallelism. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE\u201917).","key":"e_1_2_1_93_1"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3436995","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3436995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:20Z","timestamp":1750197740000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3436995"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,9]]},"references-count":93,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,6,30]]}},"alternative-id":["10.1145\/3436995"],"URL":"https:\/\/doi.org\/10.1145\/3436995","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2021,2,9]]},"assertion":[{"value":"2020-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-02-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}