{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T14:36:43Z","timestamp":1773931003445,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"TUBITAK","award":["58135"],"award-info":[{"award-number":["58135"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1145\/3437378.3444364","type":"proceedings-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T00:05:57Z","timestamp":1612224357000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["SIMDify: Framework for SIMD-Processing with RISC-V Scalar Instruction Set"],"prefix":"10.1145","author":[{"given":"Mehmet Alp","family":"Sarkisla","sequence":"first","affiliation":[{"name":"Bogazici University, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arda","family":"Yurdakul","sequence":"additional","affiliation":[{"name":"Bogazici University, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. ASIP Designer. Ph.D. Dissertation. https:\/\/www.synopsys.com\/designware-ip\/processor-solutions\/asips-tools.html  [n.d.]. ASIP Designer. Ph.D. Dissertation. https:\/\/www.synopsys.com\/designware-ip\/processor-solutions\/asips-tools.html"},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. Chipyard. https:\/\/chipyard.readthedocs.io\/en\/latest\/Customization\/RoCC-Accelerators.html  [n.d.]. Chipyard. https:\/\/chipyard.readthedocs.io\/en\/latest\/Customization\/RoCC-Accelerators.html"},{"key":"e_1_3_2_1_3_1","unstructured":"[n.d.]. Codasip Studio. https:\/\/codasip.com\/codasip-studio\/  [n.d.]. Codasip Studio. https:\/\/codasip.com\/codasip-studio\/"},{"key":"e_1_3_2_1_4_1","unstructured":"[n.d.]. SIMDify Framework. https:\/\/github.com\/alpsark\/SIMDify  [n.d.]. SIMDify Framework. https:\/\/github.com\/alpsark\/SIMDify"},{"key":"e_1_3_2_1_5_1","unstructured":"[n.d.]. Vivado High-Level Syntesis. https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html  [n.d.]. Vivado High-Level Syntesis. https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2015.23"},{"key":"e_1_3_2_1_7_1","volume-title":"The Rocket Chip Generator. EECS Department","author":"Asanovic Krste","year":"2016","unstructured":"Krste Asanovic , Rimas Avizienis , Jonathan Bachrach , Scott Beamer , David Biancolin , Christopher Celio , Henry Cook , Daniel Dabbelt , John Hauser , Adam Izraelevitz , Sagar Karandikar , Ben Keller , Donggyu Kim , John Koenig , Yunsup Lee , Eric Love , Martin Maas , Albert Magyar , Howard Mao , Miquel Moreto , Albert Ou , David\u00a0 A Patterson , Brian Richards , Colin Schmidt , Stephen Twigg , Huy Vo , and Andrew Waterman . 2016. The Rocket Chip Generator. EECS Department , University of California , Berkeley, Technical ReportUCB\/EECS- 2016 -17(2016). https:\/\/doi.org\/10.1023\/A:1010000313106 10.1023\/A:1010000313106 Krste Asanovic, Rimas Avizienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Daniel Dabbelt, John Hauser, Adam Izraelevitz, Sagar Karandikar, Ben Keller, Donggyu Kim, John Koenig, Yunsup Lee, Eric Love, Martin Maas, Albert Magyar, Howard Mao, Miquel Moreto, Albert Ou, David\u00a0A Patterson, Brian Richards, Colin Schmidt, Stephen Twigg, Huy Vo, and Andrew Waterman. 2016. The Rocket Chip Generator. EECS Department, University of California, Berkeley, Technical ReportUCB\/EECS-2016-17(2016). https:\/\/doi.org\/10.1023\/A:1010000313106"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESLsyn.2011.5952282"},{"key":"e_1_3_2_1_10_1","volume-title":"LegUp. In Proceedings of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays - FPGA \u201911","author":"Canis Andrew","year":"2011","unstructured":"Andrew Canis , Jongsok Choi , Mark Aldham , Victor Zhang , Ahmed Kammoona , Jason\u00a0 H. Anderson , Stephen Brown , and Tomasz Czajkowski . 2011 . LegUp. In Proceedings of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays - FPGA \u201911 . ACM Press, New York, New York, USA, 33. https:\/\/doi.org\/10.1145\/ 1950413.1950423 10.1145\/1950413.1950423 Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Jason\u00a0H. Anderson, Stephen Brown, and Tomasz Czajkowski. 2011. LegUp. In Proceedings of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays - FPGA \u201911. ACM Press, New York, New York, USA, 33. https:\/\/doi.org\/10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2897782"},{"key":"e_1_3_2_1_12_1","volume-title":"T-DLA: An Open-source Deep Learning Accelerator for Ternarized DNN Models on Embedded FPGA. In 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, 13\u201318","author":"Chen Yao","year":"2019","unstructured":"Yao Chen , Kai Zhang , Cheng Gong , Cong Hao , Xiaofan Zhang , Tao Li , and Deming Chen . 2019 . T-DLA: An Open-source Deep Learning Accelerator for Ternarized DNN Models on Embedded FPGA. In 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, 13\u201318 . https:\/\/doi.org\/10.1109\/ISVLSI.2019.00012 10.1109\/ISVLSI.2019.00012 Yao Chen, Kai Zhang, Cheng Gong, Cong Hao, Xiaofan Zhang, Tao Li, and Deming Chen. 2019. T-DLA: An Open-source Deep Learning Accelerator for Ternarized DNN Models on Embedded FPGA. In 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, 13\u201318. https:\/\/doi.org\/10.1109\/ISVLSI.2019.00012"},{"key":"e_1_3_2_1_13_1","volume-title":"Accelerating the Inference Phase in Ternary Convolutional Neural Networks Using Configurable Processors. In 2018 Conference on Design and Architectures for Signal and Image Processing (DASIP)","author":"Chidambaram Sivakumar","year":"2018","unstructured":"Sivakumar Chidambaram , Alexandre Riviello , J.M. PierreLanglois , and Jean-Pierre David . 2018. Accelerating the Inference Phase in Ternary Convolutional Neural Networks Using Configurable Processors. In 2018 Conference on Design and Architectures for Signal and Image Processing (DASIP) . IEEE , 94\u201399. https:\/\/doi.org\/10.1109\/DASIP. 2018 .8596860 10.1109\/DASIP.2018.8596860 Sivakumar Chidambaram, Alexandre Riviello, J.M. PierreLanglois, and Jean-Pierre David. 2018. Accelerating the Inference Phase in Ternary Convolutional Neural Networks Using Configurable Processors. In 2018 Conference on Design and Architectures for Signal and Image Processing (DASIP). IEEE, 94\u201399. https:\/\/doi.org\/10.1109\/DASIP.2018.8596860"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2013.6675270"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCNT45670.2019.8944835"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702290"},{"key":"e_1_3_2_1_17_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 186\u2013191","author":"Garofalo Angelo","year":"2020","unstructured":"Angelo Garofalo , Giuseppe Tagliavini , Francesco Conti , Davide Rossi , and Luca Benini . 2020 . XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions. In 2020 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 186\u2013191 . https:\/\/doi.org\/10.23919\/DATE48585.2020.9116529 10.23919\/DATE48585.2020.9116529 Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Davide Rossi, and Luca Benini. 2020. XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions. In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 186\u2013191. https:\/\/doi.org\/10.23919\/DATE48585.2020.9116529"},{"key":"e_1_3_2_1_18_1","volume-title":"Supporting Address Translation for Accelerator-Centric Architectures. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 37\u201348","author":"Hao Yuchen","year":"2017","unstructured":"Yuchen Hao , Zhenman Fang , Glenn Reinman , and Jason Cong . 2017 . Supporting Address Translation for Accelerator-Centric Architectures. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 37\u201348 . https:\/\/doi.org\/10.1109\/HPCA.2017.19 10.1109\/HPCA.2017.19 Yuchen Hao, Zhenman Fang, Glenn Reinman, and Jason Cong. 2017. Supporting Address Translation for Accelerator-Centric Architectures. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 37\u201348. https:\/\/doi.org\/10.1109\/HPCA.2017.19"},{"key":"e_1_3_2_1_19_1","volume-title":"Digital design and computer architecture","author":"Harris David\u00a0Money","year":"2011","unstructured":"David\u00a0Money Harris and Sarah\u00a0 L. Harris . 2012. Digital design and computer architecture , 2 nd edition. Morgan Kaufmann . 1\u2013690 pages. https:\/\/doi.org\/10.1016\/C 2011 -0-04377-6 10.1016\/C2011-0-04377-6 David\u00a0Money Harris and Sarah\u00a0L. Harris. 2012. Digital design and computer architecture, 2nd edition. Morgan Kaufmann. 1\u2013690 pages. https:\/\/doi.org\/10.1016\/C2011-0-04377-6","edition":"2"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1049\/cje.2017.03.004"},{"key":"e_1_3_2_1_21_1","volume-title":"Proposal of Scalable Vector Extension for Embedded RISC-V Soft-Core Processor. In 2019 Seventh International Symposium on Computing and Networking Workshops (CANDARW). IEEE, 435\u2013439","author":"Kimura Yoshiki","year":"2019","unstructured":"Yoshiki Kimura , Tomoya Kikuchi , Kanemitsu Ootsu , and Takashi Yokota . 2019 . Proposal of Scalable Vector Extension for Embedded RISC-V Soft-Core Processor. In 2019 Seventh International Symposium on Computing and Networking Workshops (CANDARW). IEEE, 435\u2013439 . https:\/\/doi.org\/10.1109\/CANDARW.2019.00082 10.1109\/CANDARW.2019.00082 Yoshiki Kimura, Tomoya Kikuchi, Kanemitsu Ootsu, and Takashi Yokota. 2019. Proposal of Scalable Vector Extension for Embedded RISC-V Soft-Core Processor. In 2019 Seventh International Symposium on Computing and Networking Workshops (CANDARW). IEEE, 435\u2013439. https:\/\/doi.org\/10.1109\/CANDARW.2019.00082"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897508"},{"key":"e_1_3_2_1_23_1","volume-title":"Lightweight elliptic curve cryptography accelerator for internet of things applications. Ad Hoc Networks 103 (6","author":"Lara-Nino Carlos\u00a0Andres","year":"2020","unstructured":"Carlos\u00a0Andres Lara-Nino , Arturo Diaz-Perez , and Miguel Morales-Sandoval . 2020. Lightweight elliptic curve cryptography accelerator for internet of things applications. Ad Hoc Networks 103 (6 2020 ), 102159. https:\/\/doi.org\/10.1016\/j.adhoc.2020.102159 10.1016\/j.adhoc.2020.102159 Carlos\u00a0Andres Lara-Nino, Arturo Diaz-Perez, and Miguel Morales-Sandoval. 2020. Lightweight elliptic curve cryptography accelerator for internet of things applications. Ad Hoc Networks 103 (6 2020), 102159. https:\/\/doi.org\/10.1016\/j.adhoc.2020.102159"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7804083"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2013.6737136"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Liu Gai","year":"2019","unstructured":"Gai Liu , Joseph Primmer , and Zhiru Zhang . 2019 . Rapid Generation of High-Quality RISC-V Processors from Functional Instruction Set Specifications . In Proceedings of the 56th Annual Design Automation Conference 2019. ACM, New York, NY, USA, 1\u20136. https:\/\/doi.org\/10.1145\/3316781.3317890 10.1145\/3316781.3317890 Gai Liu, Joseph Primmer, and Zhiru Zhang. 2019. Rapid Generation of High-Quality RISC-V Processors from Functional Instruction Set Specifications. In Proceedings of the 56th Annual Design Automation Conference 2019. ACM, New York, NY, USA, 1\u20136. https:\/\/doi.org\/10.1145\/3316781.3317890"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2020.06.048"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702770"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075913"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2009.7478342"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327215"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942177"},{"key":"e_1_3_2_1_33_1","volume-title":"2016 7th International Conference of Information and Communication Technology for Embedded Systems (IC-ICTES). IEEE, 96\u201399","author":"Xiao Shanlin","year":"2016","unstructured":"Shanlin Xiao , Dongju Li , Hiroaki Kunieda , and Tsuyoshi Isshiki . 2016 . Design of an efficient ASIP-based processor for object detection using AdaBoost algorithm . In 2016 7th International Conference of Information and Communication Technology for Embedded Systems (IC-ICTES). IEEE, 96\u201399 . https:\/\/doi.org\/10.1109\/ICTEmSys.2016.7467129 10.1109\/ICTEmSys.2016.7467129 Shanlin Xiao, Dongju Li, Hiroaki Kunieda, and Tsuyoshi Isshiki. 2016. Design of an efficient ASIP-based processor for object detection using AdaBoost algorithm. In 2016 7th International Conference of Information and Communication Technology for Embedded Systems (IC-ICTES). IEEE, 96\u201399. https:\/\/doi.org\/10.1109\/ICTEmSys.2016.7467129"},{"key":"e_1_3_2_1_34_1","volume-title":"2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015 (2016","author":"Skalicky Sam","year":"2016","unstructured":"Sam Skalicky , Tejaswini Ananthanarayana , Sonia Lopez , and Marcin Lukowiak . 2016 . Designing customized ISA processors using high level synthesis . 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015 (2016 ), 0\u20135. https:\/\/doi.org\/10.1109\/ReConFig.2015.7393299 10.1109\/ReConFig.2015.7393299 Sam Skalicky, Tejaswini Ananthanarayana, Sonia Lopez, and Marcin Lukowiak. 2016. Designing customized ISA processors using high level synthesis. 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015 (2016), 0\u20135. https:\/\/doi.org\/10.1109\/ReConFig.2015.7393299"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2014.6981650"},{"key":"e_1_3_2_1_36_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 654\u2013657","author":"Tagliavini Giuseppe","year":"2019","unstructured":"Giuseppe Tagliavini , Stefan Mach , Davide Rossi , Andrea Marongiu , and Luca Benini . 2019 . Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 654\u2013657 . https:\/\/doi.org\/10.23919\/DATE.2019.8714897 10.23919\/DATE.2019.8714897 Giuseppe Tagliavini, Stefan Mach, Davide Rossi, Andrea Marongiu, and Luca Benini. 2019. Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 654\u2013657. https:\/\/doi.org\/10.23919\/DATE.2019.8714897"},{"key":"e_1_3_2_1_37_1","volume-title":"Approximate CPU Design for IoT End-Devices with Learning Capabilities. Electronics 9, 1 (1","author":"Ta\u015ftan \u0130brahim","year":"2020","unstructured":"\u0130brahim Ta\u015ftan , Mahmut Karaca , and Arda Yurdakul . 2020. Approximate CPU Design for IoT End-Devices with Learning Capabilities. Electronics 9, 1 (1 2020 ), 125. https:\/\/doi.org\/10.3390\/electronics9010125 10.3390\/electronics9010125 \u0130brahim Ta\u015ftan, Mahmut Karaca, and Arda Yurdakul. 2020. Approximate CPU Design for IoT End-Devices with Learning Capabilities. Electronics 9, 1 (1 2020), 125. https:\/\/doi.org\/10.3390\/electronics9010125"},{"key":"e_1_3_2_1_38_1","volume-title":"Implementation of FPGA-based Accelerator for Deep Neural Networks. In 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","author":"Tsai Tsung-Han","year":"2019","unstructured":"Tsung-Han Tsai , Yuan-Chen Ho , and Ming-Hwa Sheu . 2019. Implementation of FPGA-based Accelerator for Deep Neural Networks. In 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) . IEEE , 1\u20134. https:\/\/doi.org\/10.1109\/DDECS. 2019 .8724665 10.1109\/DDECS.2019.8724665 Tsung-Han Tsai, Yuan-Chen Ho, and Ming-Hwa Sheu. 2019. Implementation of FPGA-based Accelerator for Deep Neural Networks. In 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). IEEE, 1\u20134. https:\/\/doi.org\/10.1109\/DDECS.2019.8724665"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2913099"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315877"},{"key":"#cr-split#-e_1_3_2_1_41_1.1","doi-asserted-by":"crossref","unstructured":"Andrew Waterman Yunsup Lee David\u00a0A. Patterson and Krste Asanovi. 2011. The RISC-V Instruction Set Manual Volume I: Base User-Level ISA. Electrical Engineering I(2011) 1-34. https:\/\/doi.org\/10.1109\/ESSCIRC.2014.6942056 10.1109\/ESSCIRC.2014.6942056","DOI":"10.21236\/ADA605735"},{"key":"#cr-split#-e_1_3_2_1_41_1.2","doi-asserted-by":"crossref","unstructured":"Andrew Waterman Yunsup Lee David\u00a0A. Patterson and Krste Asanovi. 2011. The RISC-V Instruction Set Manual Volume I: Base User-Level ISA. Electrical Engineering I(2011) 1-34. https:\/\/doi.org\/10.1109\/ESSCIRC.2014.6942056","DOI":"10.1109\/ESSCIRC.2014.6942056"}],"event":{"name":"ACSW '21: 2021 Australasian Computer Science Week Multiconference","location":"Dunedin New Zealand","acronym":"ACSW '21"},"container-title":["2021 Australasian Computer Science Week Multiconference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3437378.3444364","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3437378.3444364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:17:25Z","timestamp":1750191445000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3437378.3444364"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":42,"alternative-id":["10.1145\/3437378.3444364","10.1145\/3437378"],"URL":"https:\/\/doi.org\/10.1145\/3437378.3444364","relation":{},"subject":[],"published":{"date-parts":[[2021,2]]},"assertion":[{"value":"2021-02-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}