{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T12:15:40Z","timestamp":1776082540046,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["PID2019-107255GB"],"award-info":[{"award-number":["PID2019-107255GB"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2017-SGR-1414"],"award-info":[{"award-number":["2017-SGR-1414"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010198","name":"Ministerio de Econom\u00eda, Industria y Competitividad, Gobierno de Espa\u00f1a","doi-asserted-by":"publisher","award":["RYC-2017-23269"],"award-info":[{"award-number":["RYC-2017-23269"]}],"id":[{"id":"10.13039\/501100010198","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3437801.3441592","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T23:04:20Z","timestamp":1613862260000},"page":"292-303","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":41,"title":["Efficiently running SpMV on long vector architectures"],"prefix":"10.1145","author":[{"given":"Constantino","family":"G\u00f3mez","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Filippo","family":"Mantovani","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Erich","family":"Focht","sequence":"additional","affiliation":[{"name":"NEC Deutschland GmbH, Stuttgart, Germany"}]},{"given":"Marc","family":"Casas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"LLVM-VE github repository. https:\/\/github.com\/sx-auroradev\/llvm-project - last accesses","year":"2020","unstructured":"[n.d.]. LLVM-VE github repository. https:\/\/github.com\/sx-auroradev\/llvm-project - last accesses April 2020 . [n.d.]. LLVM-VE github repository. https:\/\/github.com\/sx-auroradev\/llvm-project - last accesses April 2020."},{"key":"e_1_3_2_1_2_1","volume-title":"LLVM VE intrinsics. https:\/\/sx-aurora-dev.github.io\/velintrin.html - last accesses","year":"2020","unstructured":"[n.d.]. LLVM VE intrinsics. https:\/\/sx-aurora-dev.github.io\/velintrin.html - last accesses April 2020 . [n.d.]. LLVM VE intrinsics. https:\/\/sx-aurora-dev.github.io\/velintrin.html - last accesses April 2020."},{"key":"e_1_3_2_1_3_1","unstructured":"2018. SX-Aurora TSUBASA Architecture Guide. https:\/\/www.hpc.nec\/documents\/guide\/pdfs\/Aurora_ISA_guide.pdf. 2018. SX-Aurora TSUBASA Architecture Guide. https:\/\/www.hpc.nec\/documents\/guide\/pdfs\/Aurora_ISA_guide.pdf."},{"key":"e_1_3_2_1_4_1","volume-title":"Implementing a Sparse Matrix Vector Product for the SELL-C\/SELL-C-&sigma","author":"Anzt Hartwig","year":"2014","unstructured":"Hartwig Anzt , Stanimire Tomov , and Jack Dongarra . 2014. Implementing a Sparse Matrix Vector Product for the SELL-C\/SELL-C-&sigma ; formats on NVIDIA GPUs. University of Tennessee , Tech. Rep. ut-eecs-14-727 ( 2014 ). Hartwig Anzt, Stanimire Tomov, and Jack Dongarra. 2014. Implementing a Sparse Matrix Vector Product for the SELL-C\/SELL-C-σ formats on NVIDIA GPUs. University of Tennessee, Tech. Rep. ut-eecs-14-727 (2014)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.112"},{"key":"e_1_3_2_1_6_1","unstructured":"OpenMP Architecture Review Board. November 2018. OpenMP 5.0 Specification. Technical Report. https:\/\/www.openmp.org\/wp-content\/uploads\/OpenMP-API-Specification-5.0.pdf OpenMP Architecture Review Board. November 2018. OpenMP 5.0 Specification. Technical Report. https:\/\/www.openmp.org\/wp-content\/uploads\/OpenMP-API-Specification-5.0.pdf"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926278"},{"key":"e_1_3_2_1_8_1","volume-title":"Adaptive optimization of sparse matrix-vector multiplication on emerging many-core architectures. In 2018 IEEE 20th International Conference on High Performance Computing and Communications","author":"Chen Shizhao","unstructured":"Shizhao Chen , Jianbin Fang , Donglin Chen , Chuanfu Xu , and Zheng Wang . 2018. Adaptive optimization of sparse matrix-vector multiplication on emerging many-core architectures. In 2018 IEEE 20th International Conference on High Performance Computing and Communications ; IEEE 16th International Conference on Smart City; IEEE 4th International Conference on Data Science and Systems (HPCC\/SmartCity\/DSS). IEEE , 649--658. Shizhao Chen, Jianbin Fang, Donglin Chen, Chuanfu Xu, and Zheng Wang. 2018. Adaptive optimization of sparse matrix-vector multiplication on emerging many-core architectures. In 2018 IEEE 20th International Conference on High Performance Computing and Communications; IEEE 16th International Conference on Smart City; IEEE 4th International Conference on Data Science and Systems (HPCC\/SmartCity\/DSS). IEEE, 649--658."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4800"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","DOI":"10.2172\/7093021","volume-title":"ITPACKV 2D user's guide. (5","author":"Kincaid D R","year":"1989","unstructured":"D R Kincaid , T C Oppe , and D M Young . 1989. ITPACKV 2D user's guide. (5 1989 ). D R Kincaid, T C Oppe, and D M Young. 1989. ITPACKV 2D user's guide. (5 1989)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00057"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1137\/130930352"},{"key":"e_1_3_2_1_14_1","article-title":"VBSF: a new storage format for SIMD sparse matrix-vector multiplication on modern processors","author":"Li Yishui","year":"2019","unstructured":"Yishui Li , Peizhen Xie , Xinhai Chen , Jie Liu , Bo Yang , Shengguo Li , Chunye Gong , Xinbiao Gan , and Han Xu . 2019 . VBSF: a new storage format for SIMD sparse matrix-vector multiplication on modern processors . The Journal of Supercomputing ( April 2019). Yishui Li, Peizhen Xie, Xinhai Chen, Jie Liu, Bo Yang, Shengguo Li, Chunye Gong, Xinbiao Gan, and Han Xu. 2019. VBSF: a new storage format for SIMD sparse matrix-vector multiplication on modern processors. The Journal of Supercomputing (April 2019).","journal-title":"The Journal of Supercomputing"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751209"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465013"},{"key":"e_1_3_2_1_17_1","unstructured":"Chris Lomont. 2011. Introduction to Intel Advanced Vector Extensions. Intel White Paper. Chris Lomont. 2011. Introduction to Intel Advanced Vector Extensions. Intel White Paper."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_10"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of A Symposium on High Performance Chips, Hot Chips","volume":"30","author":"Yamada Yohei","year":"2018","unstructured":"Yohei Yamada and Shintaro Momose . 2018 . Vector engine processor of NEC's brand-new supercomputer SX-Aurora TSUBASA . In Proceedings of A Symposium on High Performance Chips, Hot Chips , Vol. 30 . 19--21. Yohei Yamada and Shintaro Momose. 2018. Vector engine processor of NEC's brand-new supercomputer SX-Aurora TSUBASA. In Proceedings of A Symposium on High Performance Chips, Hot Chips, Vol. 30. 19--21."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.126164"}],"event":{"name":"PPoPP '21: 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","location":"Virtual Event Republic of Korea","acronym":"PPoPP '21","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"]},"container-title":["Proceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3437801.3441592","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3437801.3441592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:17:25Z","timestamp":1750191445000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3437801.3441592"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":20,"alternative-id":["10.1145\/3437801.3441592","10.1145\/3437801"],"URL":"https:\/\/doi.org\/10.1145\/3437801.3441592","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}