{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T02:31:45Z","timestamp":1769826705483,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":64,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"University of Pittsburgh"},{"name":"NSF","award":["1908793, 1629915, 1629129, 1763681, 2028929, 2008398, 2011146, 1931531"],"award-info":[{"award-number":["1908793, 1629915, 1629129, 1763681, 2028929, 2008398, 2011146, 1931531"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3437801.3441600","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T23:04:20Z","timestamp":1613862260000},"page":"90-104","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Compiler support for near data computing"],"prefix":"10.1145","author":[{"given":"Mahmut Taylan","family":"Kandemir","sequence":"first","affiliation":[{"name":"Penn State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jihyun","family":"Ryoo","sequence":"additional","affiliation":[{"name":"Penn State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xulong","family":"Tang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mustafa","family":"Karakoy","sequence":"additional","affiliation":[{"name":"TUBITAK-BILGEM, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2012. The Architecture and Performance of the TILE-Gx Processor Family. http:\/\/www.tilera.com\/products\/processors\/TILE-Gx_Family.  2012. The Architecture and Performance of the TILE-Gx Processor Family. http:\/\/www.tilera.com\/products\/processors\/TILE-Gx_Family."},{"key":"e_1_3_2_1_2_1","volume-title":"Compute Caches. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA).","author":"Aga Shaizeen","year":"2017","unstructured":"Shaizeen Aga , Supreet Jeloka , Arun Subramaniyan , Satish Narayanasamy , David Blaauw , and Reetuparna Das . 2017 . Compute Caches. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). Shaizeen Aga, Supreet Jeloka, Arun Subramaniyan, Satish Narayanasamy, David Blaauw, and Reetuparna Das. 2017. Compute Caches. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the ACM SIGPLAN 1993 Conference on Programming Language Design and Implementation (PLDI).","author":"Jennifer","unstructured":"Jennifer M. Anderson and Monica S. Lam. 1993. Global Optimizations for Parallelism and Locality on Scalable Parallel Machines . In Proceedings of the ACM SIGPLAN 1993 Conference on Programming Language Design and Implementation (PLDI). Jennifer M. Anderson and Monica S. Lam. 1993. Global Optimizations for Parallelism and Locality on Scalable Parallel Machines. In Proceedings of the ACM SIGPLAN 1993 Conference on Programming Language Design and Implementation (PLDI)."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the Symposium on Parallel Algorithms and Architectures.","author":"Arnold Jeffery M.","unstructured":"Jeffery M. Arnold , Duncan A. Buell , and Elaine G. Davis . 1992. SPLASH 2 . In Proceedings of the Symposium on Parallel Algorithms and Architectures. Jeffery M. Arnold, Duncan A. Buell, and Elaine G. Davis. 1992. SPLASH 2. In Proceedings of the Symposium on Parallel Algorithms and Architectures."},{"key":"e_1_3_2_1_9_1","volume-title":"Jung Ho Ahn, and Nam Sung Kim.","author":"Asghari-Moghaddam Hadi","year":"2016","unstructured":"Hadi Asghari-Moghaddam , Young Hoon Son , Jung Ho Ahn, and Nam Sung Kim. 2016 . Chameleon : Versatile and practical near-DRAM acceleration architecture for large memory systems. In 2016 49th annual IEEE\/ACM international symposium on Microarchitecture (MICRO). IEEE , 1--13. Hadi Asghari-Moghaddam, Young Hoon Son, Jung Ho Ahn, and Nam Sung Kim. 2016. Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems. In 2016 49th annual IEEE\/ACM international symposium on Microarchitecture (MICRO). IEEE, 1--13."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Vishal Aslot Max Domeika Rudolf Eigenmann Greg Gaertner Wesley B. Jones and Bodo Parady. 2001. SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance. In OpenMP Shared Memory Parallel Programming Rudolf Eigenmann and Michael J. Voss (Eds.).  Vishal Aslot Max Domeika Rudolf Eigenmann Greg Gaertner Wesley B. Jones and Bodo Parady. 2001. SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance. In OpenMP Shared Memory Parallel Programming Rudolf Eigenmann and Michael J. Voss (Eds.).","DOI":"10.1007\/3-540-44587-0_1"},{"key":"e_1_3_2_1_11_1","volume-title":"D'Hollander","author":"Beyls Kristof","year":"2009","unstructured":"Kristof Beyls and Erik H . D'Hollander . 2009 . Refactoring for Data Locality. Computer 42, 2 (2009). Kristof Beyls and Erik H. D'Hollander. 2009. Refactoring for Data Locality. Computer 42, 2 (2009)."},{"key":"e_1_3_2_1_12_1","volume-title":"Wood","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , and David A . Wood . 2011 . The Gem5 Simulator. SIGARCH Comput. Archit. News ( 2011). Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News (2011)."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of Programming Language Design And Implementation (PLDI).","author":"Bondhugula Uday","unstructured":"Uday Bondhugula , J. Ramanujam, and et al. 2008. PLuTo: A practical and fully automatic polyhedral program optimization system . In Proceedings of Programming Language Design And Implementation (PLDI). Uday Bondhugula, J. Ramanujam, and et al. 2008. PLuTo: A practical and fully automatic polyhedral program optimization system. In Proceedings of Programming Language Design And Implementation (PLDI)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195557"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744334"},{"key":"e_1_3_2_1_16_1","unstructured":"Benjamin Y. Cho Yongkee Kwon Sangkug Lym and Mattan Erez. 2020. Near Data Acceleration with Concurrent Host Access. In ISCA.  Benjamin Y. Cho Yongkee Kwon Sangkug Lym and Mattan Erez. 2020. Near Data Acceleration with Concurrent Host Access. In ISCA."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737989"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2333735"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1601896.1601927"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.41"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-016-5588-7"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/325478.325479"},{"key":"e_1_3_2_1_24_1","volume-title":"Processing in Memory: the Terasys Massively Parallel PIM Array","author":"Gokhale Maya","year":"1995","unstructured":"Maya Gokhale , Bill Holmes , and Ken Iobst . 1995. Processing in Memory: the Terasys Massively Parallel PIM Array . IEEE Computer ( 1995 ). Maya Gokhale, Bill Holmes, and Ken Iobst. 1995. Processing in Memory: the Terasys Massively Parallel PIM Array. IEEE Computer (1995)."},{"key":"e_1_3_2_1_25_1","volume-title":"Guoyang Chen, Weifeng Zhang, Dimin Niu, and Yuan Xie.","author":"Gu Peng","year":"2020","unstructured":"Peng Gu , yufei Ding , Guoyang Chen, Weifeng Zhang, Dimin Niu, and Yuan Xie. 2020 . iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture. In ISCA. Peng Gu, yufei Ding, Guoyang Chen, Weifeng Zhang, Dimin Niu, and Yuan Xie. 2020. iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture. In ISCA."},{"key":"e_1_3_2_1_26_1","article-title":"CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory","volume":"14","author":"Hadidi Ramyad","year":"2017","unstructured":"Ramyad Hadidi , Lifeng Nai , Hyojong Kim , and Hyesoon Kim . 2017 . CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory . Trans. Archit. Code Optim. 14 , 4 (2017). Ramyad Hadidi, Lifeng Nai, Hyojong Kim, and Hyesoon Kim. 2017. CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory. Trans. Archit. Code Optim. 14, 4 (2017).","journal-title":"Trans. Archit. Code Optim."},{"key":"e_1_3_2_1_27_1","volume-title":"Lam","author":"Hall Mary H.","year":"1995","unstructured":"Mary H. Hall , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , and Monica S . Lam . 1995 . Detecting Coarse-grain Parallelism Using an Interprocedural Parallelizing Compiler. In Supercomputing . Mary H. Hall, Saman P. Amarasinghe, Brian R. Murphy, Shih-Wei Liao, and Monica S. Lam. 1995. Detecting Coarse-grain Parallelism Using an Interprocedural Parallelizing Compiler. In Supercomputing."},{"key":"e_1_3_2_1_28_1","volume-title":"Proccedings of the International Symposium on Computer Architecture (ISCA).","author":"Hashemi Milad","unstructured":"Milad Hashemi , Khubaib, Eiman Ebrahimi , Onur Mutlu , and Yale N. Patt . 2016. Accelerating Dependent Cache Misses with an Enhanced Memory Controller . In Proccedings of the International Symposium on Computer Architecture (ISCA). Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt. 2016. Accelerating Dependent Cache Misses with an Enhanced Memory Controller. In Proccedings of the International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_29_1","volume-title":"Proc. of the International Symposium on Computer Architecture.","author":"Hsieh Kevin","unstructured":"Kevin Hsieh , Eiman Ebrahimi , Gwangsun Kim , Niladrish Chatterjee , Mike O'Connor , Nandita Vijaykumar , Onur Mutlu , and Stephen W. Keckler . 2016. Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent near-Data Processing in GPU Systems . In Proc. of the International Symposium on Computer Architecture. Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W. Keckler. 2016. Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent near-Data Processing in GPU Systems. In Proc. of the International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2015.21"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"M. Kandemir J. Ramanujam A. Choudhary and P. Banerjee. 2001. A layout-conscious iteration space transformation technique. IEEE Trans. Comput. (2001).  M. Kandemir J. Ramanujam A. Choudhary and P. Banerjee. 2001. A layout-conscious iteration space transformation technique. IEEE Trans. Comput. (2001).","DOI":"10.1109\/TC.2001.970571"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2011.5764687"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126965"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192386"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.20"},{"key":"e_1_3_2_1_38_1","volume-title":"Wolf","author":"Lam Monica S.","year":"2004","unstructured":"Monica S. Lam and Michael E . Wolf . 2004 . A Data Locality Optimizing Algorithm. SIGPLAN Not . 39, 4 (2004). Monica S. Lam and Michael E. Wolf. 2004. A Data Locality Optimizing Algorithm. SIGPLAN Not. 39, 4 (2004)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250779"},{"key":"e_1_3_2_1_40_1","volume-title":"Lam","author":"Lim Amy W.","year":"1999","unstructured":"Amy W. Lim , Gerald I. Cheong , and Monica S . Lam . 1999 . An Affine Partitioning Algorithm to Maximize Parallelism and Minimize Communication. In ICS. Amy W. Lim, Gerald I. Cheong, and Monica S. Lam. 1999. An Affine Partitioning Algorithm to Maximize Parallelism and Minimize Communication. In ICS."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.36"},{"key":"e_1_3_2_1_42_1","volume-title":"Mowry","author":"Luk Chikeung","year":"1996","unstructured":"Chikeung Luk and Todd C . Mowry . 1996 . Compiler-based prefetching for recursive data structures. SIGPLAN Not . 31, 9 (1996). Chikeung Luk and Todd C. Mowry. 1996. Compiler-based prefetching for recursive data structures. SIGPLAN Not. 31, 9 (1996)."},{"key":"e_1_3_2_1_43_1","article-title":"Improving Data Locality with Loop Transformations","volume":"18","author":"Mckinley Kathryn S.","year":"1996","unstructured":"Kathryn S. Mckinley , Steve Carr , and Chauwen Tseng . 1996 . Improving Data Locality with Loop Transformations . Transactions on Programming Languages and Systems (TOPLAS) 18 , 4 (1996). Kathryn S. Mckinley, Steve Carr, and Chauwen Tseng. 1996. Improving Data Locality with Loop Transformations. Transactions on Programming Languages and Systems (TOPLAS) 18, 4 (1996).","journal-title":"Transactions on Programming Languages and Systems (TOPLAS)"},{"key":"e_1_3_2_1_44_1","volume-title":"Proc. of the International Symposium on High-Performance Computer Architecture.","author":"Merino Javier","unstructured":"Javier Merino , Valentin Puente , and Jose A. Gregorio . 2010. ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture . In Proc. of the International Symposium on High-Performance Computer Architecture. Javier Merino, Valentin Puente, and Jose A. Gregorio. 2010. ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture. In Proc. of the International Symposium on High-Performance Computer Architecture."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399972.1399973"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323476"},{"key":"e_1_3_2_1_47_1","volume-title":"Proceedings of the International Symposium on Computer Architecture.","author":"Pattnaik Ashutosh","unstructured":"Ashutosh Pattnaik , Xulong Tang , Onur Kayiran , Adwait Jog , Asit Mishra , Mahmut T. Kandemir , Anand Sivasubramaniam , and Chita R. Das . 2019. Opportunistic Computing in GPU Architectures . In Proceedings of the International Symposium on Computer Architecture. Ashutosh Pattnaik, Xulong Tang, Onur Kayiran, Adwait Jog, Asit Mishra, Mahmut T. Kandemir, Anand Sivasubramaniam, and Chita R. Das. 2019. Opportunistic Computing in GPU Architectures. In Proceedings of the International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322212"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"e_1_3_2_1_50_1","volume-title":"Proc. of the International Conference on Parallel Processing.","author":"Muhammad","unstructured":"Muhammad M. Rafique and Zhichun Zhu. 2018. CAMPS: Conflict-Aware Memory-Side Prefetching Scheme for Hybrid Memory Cube . In Proc. of the International Conference on Parallel Processing. Muhammad M. Rafique and Zhichun Zhu. 2018. CAMPS: Conflict-Aware Memory-Side Prefetching Scheme for Hybrid Memory Cube. In Proc. of the International Conference on Parallel Processing."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657067"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124540"},{"key":"e_1_3_2_1_53_1","volume-title":"Knights Landing: Second-Generation Intel Xeon Phi Product","author":"Sodani A.","year":"2016","unstructured":"A. Sodani , R. Gramunt , J. Corbal , H. S. Kim , K. Vinod , S. Chinthamani , S. Hutsell , R. Agarwal , and Y. C. Liu . 2016 . Knights Landing: Second-Generation Intel Xeon Phi Product . IEEE Micro ( 2016). A. Sodani, R. Gramunt, J. Corbal, H. S. Kim, K. Vinod, S. Chinthamani, S. Hutsell, R. Agarwal, and Y. C. Liu. 2016. Knights Landing: Second-Generation Intel Xeon Phi Product. IEEE Micro (2016)."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Yonghong Song and Zhiyuan Li. 1999. New Tiling Techniques to Improve Cache Temporal Locality. In PLDI.  Yonghong Song and Zhiyuan Li. 1999. New Tiling Techniques to Improve Cache Temporal Locality. In PLDI.","DOI":"10.1145\/301618.301668"},{"key":"e_1_3_2_1_55_1","volume-title":"Proc. of the Conference on Supercomputing.","author":"Thomas","unstructured":"Thomas L. Sterling and Hans P. Zima. 2002. Gilgamesh: A Multithreaded Processor-in-Memory Architecture for Petaflops Computing . In Proc. of the Conference on Supercomputing. Thomas L. Sterling and Hans P. Zima. 2002. Gilgamesh: A Multithreaded Processor-in-Memory Architecture for Petaflops Computing. In Proc. of the Conference on Supercomputing."},{"key":"e_1_3_2_1_56_1","volume-title":"A Logic-in-Memory Computer. Computers C-19, 1","author":"Stone Harold S.","year":"1970","unstructured":"Harold S. Stone . 1970. A Logic-in-Memory Computer. Computers C-19, 1 ( 1970 ). Harold S. Stone. 1970. A Logic-in-Memory Computer. Computers C-19, 1 (1970)."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287321"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123954"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314599"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.3390\/s120608112"},{"key":"e_1_3_2_1_61_1","unstructured":"S. Verdoolaege M. Bruynooghe G. Janssens and P. Catthoor. 2003. Multi-dimensional incremental loop fusion for data locality. In ASAP.  S. Verdoolaege M. Bruynooghe G. Janssens and P. Catthoor. 2003. Multi-dimensional incremental loop fusion for data locality. In ASAP."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"crossref","unstructured":"Ben Verghese Scott Devine Anoop Gupta and Mendel Rosenblum. 1996. Operating System Support for Improving Data Locality on CCNUMA Compute Servers. In ASPLOS.  Ben Verghese Scott Devine Anoop Gupta and Mendel Rosenblum. 1996. Operating System Support for Improving Data Locality on CCNUMA Compute Servers. In ASPLOS.","DOI":"10.1145\/237090.237205"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"crossref","unstructured":"M. E. Wolf and M. S. Lam. 1991. A loop transformation theory and an algorithm to maximize parallelism. IEEE Transactions on Parallel and Distributed Systems (1991).  M. E. Wolf and M. S. Lam. 1991. A loop transformation theory and an algorithm to maximize parallelism. IEEE Transactions on Parallel and Distributed Systems (1991).","DOI":"10.1109\/71.97902"},{"key":"e_1_3_2_1_64_1","unstructured":"Michael Wolfe. 1995. high performance compilers for parallel computing.  Michael Wolfe. 1995. high performance compilers for parallel computing."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.3390\/s19010140"}],"event":{"name":"PPoPP '21: 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","location":"Virtual Event Republic of Korea","acronym":"PPoPP '21","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"]},"container-title":["Proceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3437801.3441600","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3437801.3441600","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3437801.3441600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:17:25Z","timestamp":1750191445000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3437801.3441600"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":64,"alternative-id":["10.1145\/3437801.3441600","10.1145\/3437801"],"URL":"https:\/\/doi.org\/10.1145\/3437801.3441600","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}