{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:48:55Z","timestamp":1774687735661,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,3,21]],"date-time":"2021-03-21T00:00:00Z","timestamp":1616284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,3,22]]},"DOI":"10.1145\/3439706.3446885","type":"proceedings-article","created":{"date-parts":[[2021,3,12]],"date-time":"2021-03-12T05:11:12Z","timestamp":1615525872000},"page":"47-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Still Benchmarking After All These Years"],"prefix":"10.1145","author":[{"given":"Ismail S.","family":"Bustany","sequence":"first","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinwook","family":"Jung","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick H.","family":"Madden","sequence":"additional","affiliation":[{"name":"SUNY Binghamton, Binghamton, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Natarajan","family":"Viswanathan","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Inc., Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen","family":"Yang","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"issue":"8","key":"e_1_3_2_1_1_1","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"Moore G. E.","year":"1965","unstructured":"G. E. Moore . Cramming more components onto integrated circuits . Electronics Magazine , 38 ( 8 ): 114 -- 117 , April 1965 . G. E. Moore. Cramming more components onto integrated circuits. Electronics Magazine, 38(8):114--117, April 1965.","journal-title":"Electronics Magazine"},{"key":"e_1_3_2_1_2_1","volume-title":"Introduction to VLSI Systems","author":"Mead C.","year":"1993","unstructured":"C. Mead and L. Conway . Introduction to VLSI Systems . Addison-Wesley , 1993 . C. Mead and L. Conway. Introduction to VLSI Systems. Addison-Wesley, 1993."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37936"},{"key":"e_1_3_2_1_4_1","first-page":"265","volume-title":"Proc. Design Automation Conf","author":"Kozminski K.","year":"1991","unstructured":"K. Kozminski . Benchmarks for layout synthesis - evolution and current status . In Proc. Design Automation Conf , pages 265 -- 270 , 1991 . K. Kozminski. Benchmarks for layout synthesis - evolution and current status. In Proc. Design Automation Conf, pages 265 -- 270, 1991."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270101"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369727"},{"key":"e_1_3_2_1_9_1","first-page":"80","volume-title":"Proc. Int. Symp. on Physical Design","author":"Alpert C. J.","year":"1998","unstructured":"C. J. Alpert . The ISPD98 circuit benchmark suite . In Proc. Int. Symp. on Physical Design , pages 80 -- 85 , 1998 . C. J. Alpert. The ISPD98 circuit benchmark suite. In Proc. Int. Symp. on Physical Design, pages 80--85, 1998."},{"key":"e_1_3_2_1_10_1","first-page":"260","volume-title":"Proc. Int. Conf. on Computer Aided Design","author":"Wang M.","year":"2000","unstructured":"M. Wang , X. Yang , and M. Sarrafzadeh . Dragon2000: Standard-cell placement tool for large industry circuits . In Proc. Int. Conf. on Computer Aided Design , pages 260 -- 263 , 2000 . M. Wang, X. Yang, and M. Sarrafzadeh. Dragon2000: Standard-cell placement tool for large industry circuits. In Proc. Int. Conf. on Computer Aided Design, pages 260--263, 2000."},{"key":"e_1_3_2_1_11_1","first-page":"12","volume-title":"Proc. Int. Symp. on Physical Design","author":"Adya S. N.","year":"2002","unstructured":"S. N. Adya and I. L. Markov . Consistent placement of macroblock using floorplanning and standard-cell placement . In Proc. Int. Symp. on Physical Design , pages 12 -- 17 , 2002 . S. N. Adya and I. L. Markov. Consistent placement of macroblock using floorplanning and standard-cell placement. In Proc. Int. Symp. on Physical Design, pages 12--17, 2002."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337617"},{"key":"e_1_3_2_1_13_1","unstructured":"GSRC. The GSRC bookshelf. http:\/\/www.gigascale.org\/bookshelf.  GSRC. The GSRC bookshelf. http:\/\/www.gigascale.org\/bookshelf."},{"key":"e_1_3_2_1_14_1","first-page":"216","volume-title":"The ISPD2005 placement contest and benchmark suite. In Proc. Int. Symp. on Physical Design","author":"Nam G.-J.","year":"2005","unstructured":"G.-J. Nam , C. J. Alpert , P. Villarrubia , B. Winter , and M. Yildiz . The ISPD2005 placement contest and benchmark suite. In Proc. Int. Symp. on Physical Design , pages 216 -- 220 , 2005 . G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz. The ISPD2005 placement contest and benchmark suite. In Proc. Int. Symp. on Physical Design, pages 216--220, 2005."},{"key":"e_1_3_2_1_15_1","first-page":"161","volume-title":"Liu. ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement. In Proc. ISPD","author":"Yutsis V.","year":"2014","unstructured":"V. Yutsis , I. S. Bustany , D. Chinnery , J. R. Shinnerl , and W.- H. Liu. ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement. In Proc. ISPD , pages 161 -- 168 , 2014 . V. Yutsis, I. S. Bustany, D. Chinnery, J. R. Shinnerl, and W.-H. Liu. ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement. In Proc. ISPD, pages 161--168, 2014."},{"key":"e_1_3_2_1_16_1","first-page":"157","volume-title":"ISPD 2015 benhmarks with fence regions and routing blockages for detailed-routing-driven placement. In Proc. ISPD","author":"Bustany I. S.","year":"2015","unstructured":"I. S. Bustany , D. Chinnery , J. R. Shinnerl , and V. Yutsis . ISPD 2015 benhmarks with fence regions and routing blockages for detailed-routing-driven placement. In Proc. ISPD , pages 157 -- 164 , 2015 . I. S. Bustany, D. Chinnery, J. R. Shinnerl, and V. Yutsis. ISPD 2015 benhmarks with fence regions and routing blockages for detailed-routing-driven placement. In Proc. ISPD, pages 157--164, 2015."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372613"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2899381"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059034"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_3_2_1_22_1","article-title":"UTPlaceF: A routability-driven fpga placer with physical and congestion aware packing","author":"Li Wuxi","year":"2017","unstructured":"Wuxi Li , Shounak Dhar , and David Z. Pan . UTPlaceF: A routability-driven fpga placer with physical and congestion aware packing . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) , 2017 . Wuxi Li, Shounak Dhar, and David Z. Pan. UTPlaceF: A routability-driven fpga placer with physical and congestion aware packing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2017.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980085"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038241"},{"key":"e_1_3_2_1_26_1","volume-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)","author":"Li Wuxi","year":"2017","unstructured":"Wuxi Li , Yibo Lin , Meng Li , Shounak Dhar , and David Z. Pan . UTPlaceF 2.0: A high-performance clock-aware FPGA placement engine . ACM Transactions on Design Automation of Electronic Systems (TODAES) , December 2017 . Wuxi Li, Yibo Lin, Meng Li, Shounak Dhar, and David Z. Pan. UTPlaceF 2.0: A high-performance clock-aware FPGA placement engine. ACM Transactions on Design Automation of Electronic Systems (TODAES), December 2017."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2691365.2691497"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203880"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980083"},{"key":"e_1_3_2_1_30_1","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) .","author":"Li Wuxi","unstructured":"Wuxi Li , Meng Li , Jiajun Wang , and David Z. Pan . UTPlaceF 3.0: A parallelization framework for modern FPGA global placement . In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) . Wuxi Li, Meng Li, Jiajun Wang, and David Z. Pan. UTPlaceF 3.0: A parallelization framework for modern FPGA global placement. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) ."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021747"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203880"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123042"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942107"},{"key":"e_1_3_2_1_35_1","unstructured":"IEEE CEDA Design Automation Technical Committee. https:\/\/ieee-ceda.org\/node\/2591.  IEEE CEDA Design Automation Technical Committee. https:\/\/ieee-ceda.org\/node\/2591."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980074"},{"key":"e_1_3_2_1_37_1","first-page":"872","volume-title":"Proc. Int. Conf. on Computer Aided Design","author":"Jung J.","year":"2017","unstructured":"J. Jung , P.-Y. Lee , Y. Wu , N. K. Darav , I. H. Jiang , V. N. Kravets , L. Behjat , Y. Li , and G.-J. Nam . DATC RDF : Robust design flow database . In Proc. Int. Conf. on Computer Aided Design , pages 872 -- 873 , November 2017 . J. Jung, P.-Y. Lee, Y. Wu, N. K. Darav, I. H. Jiang, V. N. Kravets, L. Behjat, Y. Li, and G.-J. Nam. DATC RDF: Robust design flow database. In Proc. Int. Conf. on Computer Aided Design, pages 872--873, November 2017."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3272126"},{"key":"e_1_3_2_1_39_1","first-page":"1","volume-title":"Proc. Workshop Open-Source EDA Tech. (WOSET)","author":"Jung J.","year":"2018","unstructured":"J. Jung , I. H.-R. Jiang , J. Chen , S.-T. Lin , Y.-L. Li , V. N. Kravets , and G.-J. Nam . DATC RDF : An open design flow from logic synthesis to detailed routing . In Proc. Workshop Open-Source EDA Tech. (WOSET) , pages 6: 1 -- 6 :4, November 2018 . J. Jung, I. H.-R. Jiang, J. Chen, S.-T. Lin, Y.-L. Li, V. N. Kravets, and G.-J. Nam. DATC RDF: An open design flow from logic synthesis to detailed routing. In Proc. Workshop Open-Source EDA Tech. (WOSET), pages 6:1--6:4, November 2018."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942120"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415742"},{"key":"e_1_3_2_1_42_1","unstructured":"DATC RDF Calibrations. https:\/\/github.com\/ieee-ceda-datc\/datc-rdf-calibrations.  DATC RDF Calibrations. https:\/\/github.com\/ieee-ceda-datc\/datc-rdf-calibrations."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"}],"event":{"name":"ISPD '21: International Symposium on Physical Design","location":"Virtual Event USA","acronym":"ISPD '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"]},"container-title":["Proceedings of the 2021 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3446885","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3439706.3446885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:09Z","timestamp":1750197789000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3446885"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,21]]},"references-count":43,"alternative-id":["10.1145\/3439706.3446885","10.1145\/3439706"],"URL":"https:\/\/doi.org\/10.1145\/3439706.3446885","relation":{},"subject":[],"published":{"date-parts":[[2021,3,21]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}