{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:40:03Z","timestamp":1750200003595,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,3,21]],"date-time":"2021-03-21T00:00:00Z","timestamp":1616284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA\/NIWC","award":["N660011824048"],"award-info":[{"award-number":["N660011824048"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,3,22]]},"DOI":"10.1145\/3439706.3446896","type":"proceedings-article","created":{"date-parts":[[2021,3,12]],"date-time":"2021-03-12T05:11:12Z","timestamp":1615525872000},"page":"71-72","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Machine Learning Techniques in Analog Layout Automation"],"prefix":"10.1145","author":[{"given":"Tonmoy","family":"Dhar","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kishor","family":"Kunal","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaguang","family":"Li","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Stateion, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yishuang","family":"Lin","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meghna","family":"Madhusudan","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jitesh","family":"Poojary","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arvind K.","family":"Sharma","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven M.","family":"Burns","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parijat","family":"Mukherjee","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soner","family":"Yaldiz","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"volume-title":"Proc. ICCAD . IEEE","author":"Dhar T.","key":"e_1_3_2_1_1_1","unstructured":"T. Dhar , K. Kunal , Y. Li , Y. Lin , M. Madhusudan , J. Poojary , A. K. Sharma , S. M. Burns , R. Harjani , J. Hu , P. Mukherjee , S. Yaldiz , and S. S. Sapatnekar . 2020. The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond . In Proc. ICCAD . IEEE , Piscataway, NJ. T. Dhar, K. Kunal, Y. Li, Y. Lin, M. Madhusudan, J. Poojary, A. K. Sharma, S. M. Burns, R. Harjani, J. Hu, P. Mukherjee, S. Yaldiz, and S. S. Sapatnekar. 2020. The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond. In Proc. ICCAD . IEEE, Piscataway, NJ."},{"key":"e_1_3_2_1_2_1","volume-title":"2021 a. ALIGN: A System for Automating Analog Layout","author":"Dhar T.","year":"2021","unstructured":"T. Dhar , K. Kunal , Y. Li , M. Madhusudan , J. Poojary , A. K. Sharma , W. Xu , S. M. Burns , R. Harjani , J. Hu , D. A. Kirkpatrick , P. Mukherjee , S. S. Sapatnekar , and S. Yaldiz . 2021 a. ALIGN: A System for Automating Analog Layout . IEEE Des. Test ( 2021 ). T. Dhar, K. Kunal, Y. Li, M. Madhusudan, J. Poojary, A. K. Sharma, W. Xu, S. M. Burns, R. Harjani, J. Hu, D. A. Kirkpatrick, P. Mukherjee, S. S. Sapatnekar, and S. Yaldiz. 2021 a. ALIGN: A System for Automating Analog Layout. IEEE Des. Test (2021)."},{"volume-title":"Proc. ASP-DAC. IEEE","author":"Dhar T.","key":"e_1_3_2_1_3_1","unstructured":"T. Dhar , J. Poojary , Y. Li , K. Kunal , M. Madhusudan , A. K. Sharma , S. D. Manasi , J. Hu , R. Harjani , and S. S. Sapatnekar . 2021 b. Fast and Efficient Constraint Evaluation of Analog Layout using Machine Learning Models . In Proc. ASP-DAC. IEEE , Piscataway, NJ. T. Dhar, J. Poojary, Y. Li, K. Kunal, M. Madhusudan, A. K. Sharma, S. D. Manasi, J. Hu, R. Harjani, and S. S. Sapatnekar. 2021 b. Fast and Efficient Constraint Evaluation of Analog Layout using Machine Learning Models. In Proc. ASP-DAC. IEEE, Piscataway, NJ."},{"volume-title":"Proc. DATE. ACM","author":"Kunal K.","key":"e_1_3_2_1_4_1","unstructured":"K. Kunal , T. Dhar , M. Madhusudan , J. Poojary , A. K. Sharma , W. Xu , S. M. Burns , J. Hu , R. Harjani , and S. S. Sapatnekar . 2020 a. GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits . In Proc. DATE. ACM , New York, NY. K. Kunal, T. Dhar, M. Madhusudan, J. Poojary, A. K. Sharma, W. Xu, S. M. Burns, J. Hu, R. Harjani, and S. S. Sapatnekar. 2020 a. GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits. In Proc. DATE. ACM, New York, NY."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323471"},{"volume-title":"Proc. ICCAD. IEEE","author":"Kunal K.","key":"e_1_3_2_1_6_1","unstructured":"K. Kunal , J. Poojary , T. Dhar , M. Madhusudan , R. Harjani , and S. S. Sapatnekar . 2020 b. A general approach for identifying hierarchical symmetry constraints for analog circuit layout . In Proc. ICCAD. IEEE , Piscataway, NJ. K. Kunal, J. Poojary, T. Dhar, M. Madhusudan, R. Harjani, and S. S. Sapatnekar. 2020 b. A general approach for identifying hierarchical symmetry constraints for analog circuit layout. In Proc. ICCAD. IEEE, Piscataway, NJ."},{"key":"e_1_3_2_1_7_1","volume":"2020","author":"Li Y.","unstructured":"Y. Li , Y. Lin , M. Madhusudan , A. Sharma , W. Xu , S. S. Sapatnekar , R. Harjani , and J. Hu. 2020 a. A Customized Graph Neural Network Model for Guiding Analog IC Placement. In Proc. ICCAD . IEEE, Piscataway, NJ. Y. Li, Y. Lin, M. Madhusudan, A. Sharma, W. Xu, S. S. Sapatnekar, R. Harjani, and J. Hu. 2020 a. A Customized Graph Neural Network Model for Guiding Analog IC Placement. In Proc. ICCAD . IEEE, Piscataway, NJ.","journal-title":"J. Hu."},{"key":"e_1_3_2_1_8_1","volume":"2020","author":"Li Y.","unstructured":"Y. Li , Y. Lin , M. Madhusudan , A. Sharma , W. Xu , S. S. Sapatnekar , R. Harjani , and J. Hu. 2020 b. Exploring a Machine Learning Approach to Performance Driven Analog IC Placement. In Proc. ISVLSI. IEEE, Piscataway, NJ. Y. Li, Y. Lin, M. Madhusudan, A. Sharma, W. Xu, S. S. Sapatnekar, R. Harjani, and J. Hu. 2020 b. Exploring a Machine Learning Approach to Performance Driven Analog IC Placement. In Proc. ISVLSI. IEEE, Piscataway, NJ.","journal-title":"J. Hu."},{"volume-title":"Proc. DATE . IEEE","author":"Madhusudan M.","key":"e_1_3_2_1_9_1","unstructured":"M. Madhusudan , A. K. Sharma , Y. Li , J. Hu , S. S. Sapatnekar , and R. Harjani . 2021. Analog Layout Generation using Optimized Primitives . In Proc. DATE . IEEE , Piscataway, NJ. M. Madhusudan, A. K. Sharma, Y. Li, J. Hu, S. S. Sapatnekar, and R. Harjani. 2021. Analog Layout Generation using Optimized Primitives. In Proc. DATE . IEEE, Piscataway, NJ."},{"volume-title":"Proc. DATE . IEEE","author":"Sharma A. K.","key":"e_1_3_2_1_10_1","unstructured":"A. K. Sharma , M. Madhusudan , S. M. Burns , P. Mukherjee , S. Yaldiz , R. Harjani , and S. S. Sapatnekar . 2021. Common-Centroid Layouts for Analog Circuits: Advantages and Limitations . In Proc. DATE . IEEE , Piscataway, NJ. A. K. Sharma, M. Madhusudan, S. M. Burns, P. Mukherjee, S. Yaldiz, R. Harjani, and S. S. Sapatnekar. 2021. Common-Centroid Layouts for Analog Circuits: Advantages and Limitations. In Proc. DATE . IEEE, Piscataway, NJ."}],"event":{"name":"ISPD '21: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"],"location":"Virtual Event USA","acronym":"ISPD '21"},"container-title":["Proceedings of the 2021 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3446896","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3439706.3446896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:09Z","timestamp":1750197789000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3446896"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,21]]},"references-count":10,"alternative-id":["10.1145\/3439706.3446896","10.1145\/3439706"],"URL":"https:\/\/doi.org\/10.1145\/3439706.3446896","relation":{},"subject":[],"published":{"date-parts":[[2021,3,21]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}