{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T21:32:09Z","timestamp":1775079129306,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":199,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,3,21]],"date-time":"2021-03-21T00:00:00Z","timestamp":1616284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NYUAD REF","award":["RE218"],"award-info":[{"award-number":["RE218"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,3,22]]},"DOI":"10.1145\/3439706.3446902","type":"proceedings-article","created":{"date-parts":[[2021,3,12]],"date-time":"2021-03-12T05:11:12Z","timestamp":1615525872000},"page":"115-126","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Hardware Security for and beyond CMOS Technology"],"prefix":"10.1145","author":[{"given":"Johann","family":"Knechtel","sequence":"first","affiliation":[{"name":"New York University Abu Dhabi, Abu Dhabi, UAE"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"BIBentryALTinterwordspacingB. Krebs. (2019) First american financial corp. leaked hundreds of millions of title insurance records. https:\/\/krebsonsecurity.com\/2019\/05\/first-american-financial-corp-leaked-hundreds-of-millions-of-title-insurance-records\/BIBentrySTDinterwordspacing  BIBentryALTinterwordspacingB. Krebs. (2019) First american financial corp. leaked hundreds of millions of title insurance records. https:\/\/krebsonsecurity.com\/2019\/05\/first-american-financial-corp-leaked-hundreds-of-millions-of-title-insurance-records\/BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2647955"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3020777"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0146-5"},{"key":"e_1_3_2_1_5_1","volume-title":"Cryptogr. Hardw. Embed. Sys.","author":"Brier E.","year":"2004","unstructured":"E. Brier , C. Clavier , and F. Olivier , \" Correlation power analysis with a leakage model,\" in Proc . Cryptogr. Hardw. Embed. Sys. , 2004 . https:\/\/doi.org\/10.1007\/978--3--540--28632--5_2 E. Brier, C. Clavier, and F. Olivier, \"Correlation power analysis with a leakage model,\" in Proc. Cryptogr. Hardw. Embed. Sys., 2004. https:\/\/doi.org\/10.1007\/978--3--540--28632--5_2"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-015-0113-2"},{"key":"e_1_3_2_1_7_1","first-page":"195","article-title":"VoltJockey: Breaching TrustZone by software-controlled voltage manipulation over multi-core frequencies","author":"Qiu P.","year":"2019","unstructured":"P. Qiu , D. Wang , Y. Lyu , and G. Qu , \" VoltJockey: Breaching TrustZone by software-controlled voltage manipulation over multi-core frequencies ,\" in Proc. Comp. Comm. Sec. , 2019 , pp. 195 -- 209 . https:\/\/doi.org\/10.1145\/3319535.3354201 P. Qiu, D. Wang, Y. Lyu, and G. Qu, \"VoltJockey: Breaching TrustZone by software-controlled voltage manipulation over multi-core frequencies,\" in Proc. Comp. Comm. Sec., 2019, pp. 195--209. https:\/\/doi.org\/10.1145\/3319535.3354201","journal-title":"Proc. Comp. Comm. Sec."},{"key":"e_1_3_2_1_8_1","volume-title":"Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing,\" in IACR Crypt. ePrint Arch., no. 388","author":"Zhou Y.","year":"2005","unstructured":"BIBentryALTinterwordspacing Y. Zhou and D. Feng , \" Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing,\" in IACR Crypt. ePrint Arch., no. 388 , 2005 . http:\/\/eprint.iacr.org\/2005\/388BIBentrySTDinterwordspacing BIBentryALTinterwordspacingY. Zhou and D. Feng, \"Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing,\" in IACR Crypt. ePrint Arch., no. 388, 2005. http:\/\/eprint.iacr.org\/2005\/388BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_9_1","volume-title":"Cache attacks and countermeasures: the case of AES,\" in IACR Crypt. ePrint Arch","author":"Osvik D. A.","year":"2005","unstructured":"BIBentryALTinterwordspacing D. A. Osvik , A. Shamir , and E. Tromer , \" Cache attacks and countermeasures: the case of AES,\" in IACR Crypt. ePrint Arch ., 2005 . https:\/\/eprint.iacr.org\/2005\/271BIBentrySTDinterwordspacing BIBentryALTinterwordspacingD. A. Osvik, A. Shamir, and E. Tromer, \"Cache attacks and countermeasures: the case of AES,\" in IACR Crypt. ePrint Arch., 2005. https:\/\/eprint.iacr.org\/2005\/271BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_10_1","volume-title":"Res. Repos. (CoRR), 2019","author":"M.","year":"1905","unstructured":"BIBentryALTinterwordspacing M. Schwarz et al., \"ZombieLoad: Cross-privilege-boundary data sampling,\" Comput . Res. Repos. (CoRR), 2019 . https:\/\/arxiv.org\/abs\/ 1905 .05726BIBentrySTDinterwordspacing BIBentryALTinterwordspacingM. Schwarz et al., \"ZombieLoad: Cross-privilege-boundary data sampling,\" Comput. Res. Repos. (CoRR), 2019. https:\/\/arxiv.org\/abs\/1905.05726BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996366.2996426"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2816914"},{"key":"e_1_3_2_1_13_1","first-page":"36","article-title":"Attack on a DFA protected AES by simultaneous laser fault injections","author":"Selmke B.","year":"2016","unstructured":"B. Selmke , J. Heyszl , and G. Sigl , \" Attack on a DFA protected AES by simultaneous laser fault injections ,\" in Proc. Worksh. Fault Diag. Tol. Cryptogr. , 2016 , pp. 36 -- 46 . https:\/\/doi.org\/10.1109\/FDTC.2016.16 B. Selmke, J. Heyszl, and G. Sigl, \"Attack on a DFA protected AES by simultaneous laser fault injections,\" in Proc. Worksh. Fault Diag. Tol. Cryptogr., 2016, pp. 36--46. https:\/\/doi.org\/10.1109\/FDTC.2016.16","journal-title":"Proc. Worksh. Fault Diag. Tol. Cryptogr."},{"key":"e_1_3_2_1_14_1","first-page":"7","article-title":"Electromagnetic transient faults injection on a hardware and a software implementations of AES","author":"Dehbaoui A.","year":"2012","unstructured":"A. Dehbaoui , J. Dutertre , B. Robisson , and A. Tria , \" Electromagnetic transient faults injection on a hardware and a software implementations of AES ,\" in Proc. Worksh. Fault Diag. Tol. Cryptogr. , 2012 , pp. 7 -- 15 . https:\/\/doi.org\/10.1109\/FDTC.2012.15 A. Dehbaoui, J. Dutertre, B. Robisson, and A. Tria, \"Electromagnetic transient faults injection on a hardware and a software implementations of AES,\" in Proc. Worksh. Fault Diag. Tol. Cryptogr., 2012, pp. 7--15. https:\/\/doi.org\/10.1109\/FDTC.2012.15","journal-title":"Proc. Worksh. Fault Diag. Tol. Cryptogr."},{"key":"e_1_3_2_1_15_1","first-page":"1675","article-title":"Drammer: Deterministic rowhammer attacks on mobile platforms","author":"van der Veen V.","year":"2016","unstructured":"V. van der Veen ., \" Drammer: Deterministic rowhammer attacks on mobile platforms ,\" in Proc. Comp. Comm. Sec. , 2016 , pp. 1675 -- 1689 . https:\/\/doi.org\/10.1145\/2976749.2978406 V. van der Veen et al., \"Drammer: Deterministic rowhammer attacks on mobile platforms,\" in Proc. Comp. Comm. Sec., 2016, pp. 1675--1689. https:\/\/doi.org\/10.1145\/2976749.2978406","journal-title":"Proc. Comp. Comm. Sec."},{"key":"e_1_3_2_1_16_1","first-page":"316","volume-title":"Hidden-delay-fault sensor for test, reliability and security,\" in Proc","author":"Natale G. D.","year":"2019","unstructured":"G. D. Natale , E. I. Vatajelu , K. S. Kannan , and L. Anghel , \" Hidden-delay-fault sensor for test, reliability and security,\" in Proc . EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE) , 2019 , pp. 316 -- 319 . https:\/\/doi.org\/10.23919\/DATE.2019.8714891 G. D. Natale, E. I. Vatajelu, K. S. Kannan, and L. Anghel, \"Hidden-delay-fault sensor for test, reliability and security,\" in Proc. EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE), 2019, pp. 316--319. https:\/\/doi.org\/10.23919\/DATE.2019.8714891"},{"key":"e_1_3_2_1_17_1","first-page":"1","article-title":"Security-oriented code-based architectures for mitigating fault attacks","author":"Karp B.","year":"2018","unstructured":"B. Karp , M. Gay , O. Keren , and I. Polian , \" Security-oriented code-based architectures for mitigating fault attacks ,\" in Proc. DCIS , 2018 , pp. 1 -- 6 . https:\/\/doi.org\/10.1109\/DCIS.2018.8681476 B. Karp, M. Gay, O. Keren, and I. Polian, \"Security-oriented code-based architectures for mitigating fault attacks,\" in Proc. DCIS, 2018, pp. 1--6. https:\/\/doi.org\/10.1109\/DCIS.2018.8681476","journal-title":"Proc. DCIS"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2018.00009"},{"key":"e_1_3_2_1_19_1","first-page":"68","volume-title":"Detection and correction of malicious and natural faults in cryptographic modules,\" in Proc. PROOFS@CHES","author":"Karp B.","year":"2018","unstructured":"BIBentryALTinterwordspacing B. Karp , M. Gay , O. Keren , and I. Polian , \" Detection and correction of malicious and natural faults in cryptographic modules,\" in Proc. PROOFS@CHES , 2018 , pp. 68 -- 82 . https:\/\/easychair.org\/publications\/download\/zMjhBIBentrySTDinterwordspacing BIBentryALTinterwordspacingB. Karp, M. Gay, O. Keren, and I. Polian, \"Detection and correction of malicious and natural faults in cryptographic modules,\" in Proc. PROOFS@CHES, 2018, pp. 68--82. https:\/\/easychair.org\/publications\/download\/zMjhBIBentrySTDinterwordspacing"},{"issue":"4","key":"e_1_3_2_1_20_1","first-page":"36","article-title":"Plasma FIB deprocessing of integrated circuits from the backside","volume":"19","author":"Principe E. L.","year":"2017","unstructured":"BIBentryALTinterwordspacing E. L. Principe ., \" Plasma FIB deprocessing of integrated circuits from the backside ,\" Elec. Dev. Fail. Analysis , vol. 19 , no. 4 , pp. 36 -- 44 , 2017 . https:\/\/www.researchgate.net\/profile\/Robert_Chivas\/publication\/322264562_Plasma_FIB_deprocessing_of_integrated_circuits_from_the_backside\/links\/5a54f88e45851547b1bd55f2\/Plasma-FIB-deprocessing-of-integrated-circuits-from-the-backside.pdfBIBentrySTDinterwordspacing BIBentryALTinterwordspacingE. L. Principe et al., \"Plasma FIB deprocessing of integrated circuits from the backside,\" Elec. Dev. Fail. Analysis, vol. 19, no. 4, pp. 36--44, 2017. https:\/\/www.researchgate.net\/profile\/Robert_Chivas\/publication\/322264562_Plasma_FIB_deprocessing_of_integrated_circuits_from_the_backside\/links\/5a54f88e45851547b1bd55f2\/Plasma-FIB-deprocessing-of-integrated-circuits-from-the-backside.pdfBIBentrySTDinterwordspacing","journal-title":"Elec. Dev. Fail. Analysis"},{"issue":"5","key":"e_1_3_2_1_21_1","first-page":"63","article-title":"Probing attacks on integrated circuits: Challenges and research opportunities","volume":"34","author":"Wang H.","year":"2017","unstructured":"H. Wang , Q. Shi , D. Forte , and M. M. Tehranipoor , \" Probing attacks on integrated circuits: Challenges and research opportunities ,\" Des. Test , vol. 34 , no. 5 , pp. 63 -- 71 , 2017 . https:\/\/doi.org\/10.1109\/MDAT.2017.2729398 H. Wang, Q. Shi, D. Forte, and M. M. Tehranipoor, \"Probing attacks on integrated circuits: Challenges and research opportunities,\" Des. Test, vol. 34, no. 5, pp. 63--71, 2017. https:\/\/doi.org\/10.1109\/MDAT.2017.2729398","journal-title":"Des. Test"},{"key":"e_1_3_2_1_22_1","first-page":"733","article-title":"Breaking and entering through the silicon","author":"Helfmeier C.","year":"2013","unstructured":"C. Helfmeier , \" Breaking and entering through the silicon ,\" in Proc. Comp. Comm. Sec. , 2013 , pp. 733 -- 744 . https:\/\/doi.org\/10.1145\/2508859.2516717 C. Helfmeier et al., \"Breaking and entering through the silicon,\" in Proc. Comp. Comm. Sec., 2013, pp. 733--744. https:\/\/doi.org\/10.1145\/2508859.2516717","journal-title":"Proc. Comp. Comm. Sec."},{"key":"e_1_3_2_1_23_1","first-page":"1661","article-title":"On the power of optical contactless probing: Attacking bitstream encryption of FPGAs","author":"Tajik S.","year":"2017","unstructured":"S. Tajik , H. Lohrke , J.-P. Seifert , and C. Boit , \" On the power of optical contactless probing: Attacking bitstream encryption of FPGAs ,\" in Proc. Comp. Comm. Sec. , 2017 , pp. 1661 -- 1674 . https:\/\/doi.org\/10.1145\/3133956.3134039 S. Tajik, H. Lohrke, J.-P. Seifert, and C. Boit, \"On the power of optical contactless probing: Attacking bitstream encryption of FPGAs,\" in Proc. Comp. Comm. Sec., 2017, pp. 1661--1674. https:\/\/doi.org\/10.1145\/3133956.3134039","journal-title":"Proc. Comp. Comm. Sec."},{"key":"e_1_3_2_1_24_1","volume-title":"theory: Questioning the t-probing security model","author":"Krachenfels T.","year":"2020","unstructured":"BIBentryALTinterwordspacing T. Krachenfels , F. Ganji , A. Moradi , S. Tajik , and J.-P. Seifert , \"Real-world snapshots vs. theory: Questioning the t-probing security model ,\" 2020 . https:\/\/arxiv.org\/abs\/2009.04263BIBentrySTDinterwordspacing BIBentryALTinterwordspacingT. Krachenfels, F. Ganji, A. Moradi, S. Tajik, and J.-P. Seifert, \"Real-world snapshots vs. theory: Questioning the t-probing security model,\" 2020. https:\/\/arxiv.org\/abs\/2009.04263BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_25_1","first-page":"1","volume-title":"Int. Symp. Test. Failure Analys.","author":"Courbon F.","year":"2016","unstructured":"BIBentryALTinterwordspacing F. Courbon , S. Skorobogatov , and C. Woods , \" Direct charge measurement in floating gate transistors of flash EEPROM using scanning electron microscopy,\" in Proc . Int. Symp. Test. Failure Analys. , 2016 , pp. 1 -- 9 . https:\/\/pdfs.semanticscholar.org\/992a\/20c0a8bb71642fc44fa65f053b3524113b99.pdfBIBentrySTDinterwordspacing BIBentryALTinterwordspacingF. Courbon, S. Skorobogatov, and C. Woods, \"Direct charge measurement in floating gate transistors of flash EEPROM using scanning electron microscopy,\" in Proc. Int. Symp. Test. Failure Analys., 2016, pp. 1--9. https:\/\/pdfs.semanticscholar.org\/992a\/20c0a8bb71642fc44fa65f053b3524113b99.pdfBIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_26_1","first-page":"10","article-title":"Robust secure shield architecture for detection and protection against invasive attacks","author":"Lee Y.","year":"2019","unstructured":"Y. Lee , H. Lim , Y. Lee , and S. Kang , \" Robust secure shield architecture for detection and protection against invasive attacks ,\" Trans. Comp.-Aided Des. Integ. Circ. Sys. , 2019 . https:\/\/doi.org\/ 10 .1109\/TCAD.2019.2944580 Y. Lee, H. Lim, Y. Lee, and S. Kang, \"Robust secure shield architecture for detection and protection against invasive attacks,\" Trans. Comp.-Aided Des. Integ. Circ. Sys., 2019. https:\/\/doi.org\/10.1109\/TCAD.2019.2944580","journal-title":"Trans. Comp.-Aided Des. Integ. Circ. Sys."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2016.16.4.470"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2018p0280"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2762630"},{"key":"e_1_3_2_1_30_1","first-page":"463","article-title":"Private circuits: Securing hardware against probing attacks","author":"Ishai Y.","year":"2003","unstructured":"Y. Ishai , A. Sahai , and D. Wagner , \" Private circuits: Securing hardware against probing attacks ,\" in Advances in Cryptology , 2003 , pp. 463 -- 481 . https:\/\/doi.org\/10.1007\/978--3--540--45146--4_27 Y. Ishai, A. Sahai, and D. Wagner, \"Private circuits: Securing hardware against probing attacks,\" in Advances in Cryptology, 2003, pp. 463--481. https:\/\/doi.org\/10.1007\/978--3--540--45146--4_27","journal-title":"Advances in Cryptology"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3312614.3312657"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-15334-2"},{"key":"e_1_3_2_1_34_1","first-page":"139","article-title":"Activation of logic encrypted chips: Pre-test or post-test","author":"Yasin M.","year":"2016","unstructured":"BIBentryALTinterwordspacing M. Yasin , S. M. Saeed , J. Rajendran , and O. Sinanoglu , \" Activation of logic encrypted chips: Pre-test or post-test \" \" in Proc. Des. Autom. Test Europe , 2016 , pp. 139 -- 144 . https:\/\/ieeexplore.ieee.org\/abstract\/document\/7459294BIBentrySTDinterwordspacing BIBentryALTinterwordspacingM. Yasin, S. M. Saeed, J. Rajendran, and O. Sinanoglu, \"Activation of logic encrypted chips: Pre-test or post-test\"\" in Proc. Des. Autom. Test Europe, 2016, pp. 139--144. https:\/\/ieeexplore.ieee.org\/abstract\/document\/7459294BIBentrySTDinterwordspacing","journal-title":"\" in Proc. Des. Autom. Test Europe"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"e_1_3_2_1_37_1","first-page":"137","volume-title":"Int. Symp. Hardw.-Orient. Sec. Trust, 2015","author":"Subramanyan P.","year":"2015","unstructured":"P. Subramanyan , S. Ray , and S. Malik , \" Evaluating the security of logic encryption algorithms,\" in Proc . Int. Symp. Hardw.-Orient. Sec. Trust, 2015 , pp. 137 -- 143 . https:\/\/doi.org\/10.1109\/HST. 2015 .7140252 P. Subramanyan, S. Ray, and S. Malik, \"Evaluating the security of logic encryption algorithms,\" in Proc. Int. Symp. Hardw.-Orient. Sec. Trust, 2015, pp. 137--143. https:\/\/doi.org\/10.1109\/HST.2015.7140252"},{"key":"e_1_3_2_1_38_1","first-page":"127","article-title":"Mitigating SAT attack on logic locking","author":"Xie Y.","year":"2016","unstructured":"Y. Xie and A. Srivastava , \" Mitigating SAT attack on logic locking ,\" in Proc. Cryptogr. Hardw. Embed. Sys. , 2016 , pp. 127 -- 146 . https:\/\/doi.org\/10.1007\/978--3--662--53140--2_7 Y. Xie and A. Srivastava, \"Mitigating SAT attack on logic locking,\" in Proc. Cryptogr. Hardw. Embed. Sys., 2016, pp. 127--146. https:\/\/doi.org\/10.1007\/978--3--662--53140--2_7","journal-title":"Proc. Cryptogr. Hardw. Embed. Sys."},{"key":"e_1_3_2_1_39_1","first-page":"1601","article-title":"Provably-secure logic locking: From theory to practice","author":"Yasin M.","year":"2017","unstructured":"M. Yasin , \" Provably-secure logic locking: From theory to practice ,\" in Proc. Comp. Comm. Sec. , 2017 , pp. 1601 -- 1618 . https:\/\/doi.org\/10.1145\/3133956.3133985 M. Yasin et al., \"Provably-secure logic locking: From theory to practice,\" in Proc. Comp. Comm. Sec., 2017, pp. 1601--1618. https:\/\/doi.org\/10.1145\/3133956.3133985","journal-title":"Proc. Comp. Comm. Sec."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"e_1_3_2_1_41_1","first-page":"95","volume-title":"Int. Symp. Hardw.-Orient. Sec. Trust, 2017","author":"Shamsi K.","year":"2017","unstructured":"K. Shamsi : Approximately deobfuscating integrated circuits,\" in Proc . Int. Symp. Hardw.-Orient. Sec. Trust, 2017 , pp. 95 -- 100 . https:\/\/doi.org\/10.1109\/HST. 2017 .7951805 K. Shamsi et al., \"AppSAT: Approximately deobfuscating integrated circuits,\" in Proc. Int. Symp. Hardw.-Orient. Sec. Trust, 2017, pp. 95--100. https:\/\/doi.org\/10.1109\/HST.2017.7951805"},{"key":"e_1_3_2_1_42_1","volume-title":"Alrahis et al., \" UNSAIL: Thwarting oracle-less machine learning attacks on logic locking,\" arXiv","author":"L.","year":"2020","unstructured":"BIBentryALTinterwordspacing L. Alrahis et al., \" UNSAIL: Thwarting oracle-less machine learning attacks on logic locking,\" arXiv , 2020 . https:\/\/arxiv.org\/abs\/2012.14938BIBentrySTDinterwordspacing BIBentryALTinterwordspacingL. Alrahis et al., \" UNSAIL: Thwarting oracle-less machine learning attacks on logic locking,\" arXiv, 2020. https:\/\/arxiv.org\/abs\/2012.14938BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_43_1","volume-title":"Des. Autom. Test Europe, 2019","author":"Li L.","year":"2019","unstructured":"L. Li and A. Orailoglu , \" Piercing logic locking keys through redundancy identification,\" in Proc . Des. Autom. Test Europe, 2019 . https:\/\/doi.org\/10.23919\/DATE. 2019 .8714955 L. Li and A. Orailoglu, \"Piercing logic locking keys through redundancy identification,\" in Proc. Des. Autom. Test Europe, 2019. https:\/\/doi.org\/10.23919\/DATE.2019.8714955"},{"key":"e_1_3_2_1_44_1","first-page":"709","article-title":"Security analysis of integrated circuit camouflaging","author":"Rajendran J.","year":"2013","unstructured":"J. Rajendran , M. Sam , O. Sinanoglu , and R. Karri , \" Security analysis of integrated circuit camouflaging ,\" in Proc. Comp. Comm. Sec. , 2013 , pp. 709 -- 720 . https:\/\/doi.org\/10.1145\/2508859.2516656 J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri, \"Security analysis of integrated circuit camouflaging,\" in Proc. Comp. Comm. Sec., 2013, pp. 709--720. https:\/\/doi.org\/10.1145\/2508859.2516656","journal-title":"Proc. Comp. Comm. Sec."},{"key":"e_1_3_2_1_45_1","first-page":"229","volume-title":"Int. Symp. Hardw.-Orient. Sec. Trust, 2016","author":"Erbagci B.","year":"2016","unstructured":"B. Erbagci , C. Erbagci , N. E. C. Akkaya , and K. Mai , \" A secure camouflaged threshold voltage defined logic family,\" in Proc . Int. Symp. Hardw.-Orient. Sec. Trust, 2016 , pp. 229 -- 235 . https:\/\/doi.org\/10.1109\/HST. 2016 .7495587 B. Erbagci, C. Erbagci, N. E. C. Akkaya, and K. Mai, \"A secure camouflaged threshold voltage defined logic family,\" in Proc. Int. Symp. Hardw.-Orient. Sec. Trust, 2016, pp. 229--235. https:\/\/doi.org\/10.1109\/HST.2016.7495587"},{"key":"e_1_3_2_1_46_1","first-page":"1","volume-title":"Int. Conf. Comp.-Aided Des.","author":"Li M.","year":"2016","unstructured":"M. Li secure camouflaging strategy for IC protection,\" in Proc . Int. Conf. Comp.-Aided Des. , 2016 , pp. 28: 1 -- 28 :8. https:\/\/doi.org\/10.1145\/2966986.2967065 M. Li et al., \"Provably secure camouflaging strategy for IC protection,\" in Proc. Int. Conf. Comp.-Aided Des., 2016, pp. 28:1--28:8. https:\/\/doi.org\/10.1145\/2966986.2967065"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2981034"},{"key":"e_1_3_2_1_48_1","unstructured":"BIBentryALTinterwordspacing(2019) Circuit camouflage technology. Rambus Inc. https:\/\/www.rambus.com\/security\/cryptofirewall-cores\/circuit-camouflage-technology\/BIBentrySTDinterwordspacing  BIBentryALTinterwordspacing(2019) Circuit camouflage technology. Rambus Inc. https:\/\/www.rambus.com\/security\/cryptofirewall-cores\/circuit-camouflage-technology\/BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2323976"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2652220"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2601067"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.261"},{"key":"e_1_3_2_1_53_1","first-page":"329","volume-title":"IEEE\/ACM Int. Conf. Comput.-Aided Des. (ICCAD), 2017","author":"Sengupta A.","year":"2017","unstructured":"A. Sengupta : An information-theoretic approach with secure layout techniques,\" in Proc . IEEE\/ACM Int. Conf. Comput.-Aided Des. (ICCAD), 2017 , pp. 329 -- 336 . https:\/\/doi.org\/10.1109\/ICCAD. 2017 .8203796 A. Sengupta et al., \"Rethinking split manufacturing: An information-theoretic approach with secure layout techniques,\" in Proc. IEEE\/ACM Int. Conf. Comput.-Aided Des. (ICCAD), 2017, pp. 329--336. https:\/\/doi.org\/10.1109\/ICCAD.2017.8203796"},{"key":"e_1_3_2_1_54_1","first-page":"414","volume-title":"A new paradigm in split manufacturing: Lock the FEOL, unlock at the BEOL,\" in Proc","author":"Sengupta A.","year":"2019","unstructured":"A. Sengupta , M. Nabeel , J. Knechtel , and O. Sinanoglu , \" A new paradigm in split manufacturing: Lock the FEOL, unlock at the BEOL,\" in Proc . EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE) , 2019 , pp. 414 -- 419 . https:\/\/doi.org\/10.23919\/DATE.2019.8715281 A. Sengupta, M. Nabeel, J. Knechtel, and O. Sinanoglu, \"A new paradigm in split manufacturing: Lock the FEOL, unlock at the BEOL,\" in Proc. EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE), 2019, pp. 414--419. https:\/\/doi.org\/10.23919\/DATE.2019.8715281"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297314"},{"key":"e_1_3_2_1_56_1","first-page":"1","volume-title":"ACM Des. Autom. Conf. (DAC), 2018","author":"Patnaik S.","year":"1959","unstructured":"S. Patnaik , M. Ashraf , J. Knechtel , and O. Sinanoglu , \" Raise your game for split manufacturing: Restoring the true functionality through BEOL,\" in Proc . ACM Des. Autom. Conf. (DAC), 2018 , pp. 140: 1 -- 140 :6. https:\/\/doi.org\/10.1145\/3 1959 70.3196100 S. Patnaik, M. Ashraf, J. Knechtel, and O. Sinanoglu, \"Raise your game for split manufacturing: Restoring the true functionality through BEOL,\" in Proc. ACM Des. Autom. Conf. (DAC), 2018, pp. 140:1--140:6. https:\/\/doi.org\/10.1145\/3195970.3196100"},{"key":"e_1_3_2_1_57_1","unstructured":"BIBentryALTinterwordspacingC. McCants. (2016) Trusted integrated chips (TIC) program. https:\/\/www.ndia.org\/-\/media\/sites\/ndia\/meetings-and-events\/divisions\/systems-engineering\/past-events\/trusted-micro\/2016-august\/mccants-carl.ashxBIBentrySTDinterwordspacing  BIBentryALTinterwordspacingC. McCants. (2016) Trusted integrated chips (TIC) program. https:\/\/www.ndia.org\/-\/media\/sites\/ndia\/meetings-and-events\/divisions\/systems-engineering\/past-events\/trusted-micro\/2016-august\/mccants-carl.ashxBIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_58_1","first-page":"1","volume-title":"Int. Symp. Hardw.-Orient. Sec. Trust, 2014","author":"Vaidyanathan K.","year":"2014","unstructured":"K. Vaidyanathan , B. P. Das , E. Sumbul , R. Liu , and L. Pileggi , \" Building trusted ICs using split fabrication,\" in Proc . Int. Symp. Hardw.-Orient. Sec. Trust, 2014 , pp. 1 -- 6 . https:\/\/doi.org\/10.1109\/HST. 2014 .6855559 K. Vaidyanathan, B. P. Das, E. Sumbul, R. Liu, and L. Pileggi, \"Building trusted ICs using split fabrication,\" in Proc. Int. Symp. Hardw.-Orient. Sec. Trust, 2014, pp. 1--6. https:\/\/doi.org\/10.1109\/HST.2014.6855559"},{"key":"e_1_3_2_1_59_1","first-page":"1","volume-title":"Des. Autom. Conf.","author":"Wang Y.","year":"2016","unstructured":"Y. Wang , P. Chen , J. Hu , and J. J. Rajendran , \" The cat and mouse in split manufacturing,\" in Proc . Des. Autom. Conf. , 2016 , pp. 165: 1 -- 165 :6. https:\/\/doi.org\/10.1145\/2897937.2898104 Y. Wang, P. Chen, J. Hu, and J. J. Rajendran, \"The cat and mouse in split manufacturing,\" in Proc. Des. Autom. Conf., 2016, pp. 165:1--165:6. https:\/\/doi.org\/10.1145\/2897937.2898104"},{"key":"e_1_3_2_1_60_1","first-page":"1","volume-title":"ACM Des. Autom. Conf. (DAC)","author":"Li H.","year":"2019","unstructured":"H. Li split manufacturing from a deep learning perspective,\" in Proc . ACM Des. Autom. Conf. (DAC) , 2019 , pp. 135: 1 -- 135 :6. https:\/\/doi.org\/10.1145\/3316781.3317780 H. Li et al., \"Attacking split manufacturing from a deep learning perspective,\" in Proc. ACM Des. Autom. Conf. (DAC), 2019, pp. 135:1--135:6. https:\/\/doi.org\/10.1145\/3316781.3317780"},{"key":"e_1_3_2_1_61_1","first-page":"10","article-title":"Deep learning analysis for split manufactured layouts with routing perturbation","volume":"2020","author":"Li H.","unstructured":"H. Li , \" Deep learning analysis for split manufactured layouts with routing perturbation ,\" IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD) , vol. Early Access, 2020 . https:\/\/doi.org\/ 10 .1109\/TCAD.2020.3037297 H. Li et al., \"Deep learning analysis for split manufactured layouts with routing perturbation,\" IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD), vol. Early Access, 2020. https:\/\/doi.org\/10.1109\/TCAD.2020.3037297","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD)"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3315574"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0132-7"},{"key":"e_1_3_2_1_65_1","first-page":"51","volume-title":"Int. Symp. Hardw.-Orient. Sec. Trust, 2008","author":"Jin Y.","year":"2008","unstructured":"Y. Jin and Y. Makris , \" Hardware trojan detection using path delay fingerprint,\" in Proc . Int. Symp. Hardw.-Orient. Sec. Trust, 2008 , pp. 51 -- 57 . https:\/\/doi.org\/10.1109\/HST. 2008 .4559049 Y. Jin and Y. Makris, \"Hardware trojan detection using path delay fingerprint,\" in Proc. Int. Symp. Hardw.-Orient. Sec. Trust, 2008, pp. 51--57. https:\/\/doi.org\/10.1109\/HST.2008.4559049"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2160627"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740840"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-015-0102-5"},{"key":"e_1_3_2_1_69_1","volume-title":"Int. Symp. Test. Failure Analys., 2018","author":"N.","year":"2034","unstructured":"BIBentryALTinterwordspacing N. Vashistha et al., \"Trojan scanner: Detecting hardware trojans with rapid SEM imaging combined with image processing and machine learning,\" in Proc . Int. Symp. Test. Failure Analys., 2018 . https:\/\/pdfs.semanticscholar.org\/7b7d\/58 2034 c19096c28c47bd1452e8becf287abc.pdfBIBentrySTDinterwordspacing BIBentryALTinterwordspacingN. Vashistha et al., \"Trojan scanner: Detecting hardware trojans with rapid SEM imaging combined with image processing and machine learning,\" in Proc. Int. Symp. Test. Failure Analys., 2018. https:\/\/pdfs.semanticscholar.org\/7b7d\/582034c19096c28c47bd1452e8becf287abc.pdfBIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2015.7416550"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2356453"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2060375"},{"issue":"3","key":"e_1_3_2_1_73_1","first-page":"6","article-title":"Protection against hardware trojan attacks: Towards a comprehensive solution","volume":"30","author":"Bhunia S.","year":"2013","unstructured":"S. Bhunia , \" Protection against hardware trojan attacks: Towards a comprehensive solution ,\" Des. Test , vol. 30 , no. 3 , pp. 6 -- 17 , 2013 . https:\/\/doi.org\/10.1109\/MDT.2012.2196252 S. Bhunia et al., \"Protection against hardware trojan attacks: Towards a comprehensive solution,\" Des. Test, vol. 30, no. 3, pp. 6--17, 2013. https:\/\/doi.org\/10.1109\/MDT.2012.2196252","journal-title":"Des. Test"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2658544"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474373"},{"key":"e_1_3_2_1_76_1","first-page":"759","volume-title":"Symp. Sec. Priv.","author":"Wahby R. S.","year":"2016","unstructured":"R. S. Wahby , M. Howald , S. Garg , and M. Walfish , \" Verifiable ASICs,\" Proc . Symp. Sec. Priv. , pp. 759 -- 778 , 2016 . https:\/\/doi.org\/10.1109\/SP.2016.51 R. S. Wahby, M. Howald, S. Garg, and M. Walfish, \"Verifiable ASICs,\" Proc. Symp. Sec. Priv., pp. 759--778, 2016. https:\/\/doi.org\/10.1109\/SP.2016.51"},{"key":"e_1_3_2_1_77_1","first-page":"495","volume-title":"USENIX Sec. Symp.","author":"Imeson F.","year":"2013","unstructured":"BIBentryALTinterwordspacing F. Imeson , A. Emtenan , S. Garg , and M. V. Tripunitara , \" Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation,\" in Proc . USENIX Sec. Symp. , 2013 , pp. 495 -- 510 . https:\/\/www.usenix.org\/conference\/usenixsecurity13\/technical-sessions\/presentation\/imesonBIBentrySTDinterwordspacing BIBentryALTinterwordspacingF. Imeson, A. Emtenan, S. Garg, and M. V. Tripunitara, \"Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation,\" in Proc. USENIX Sec. Symp., 2013, pp. 495--510. https:\/\/www.usenix.org\/conference\/usenixsecurity13\/technical-sessions\/presentation\/imesonBIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"e_1_3_2_1_79_1","first-page":"3","volume-title":"Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions. hskip 1em plus 0.5em minus 0.4emrelax Springer","author":"Maes R.","year":"2010","unstructured":"R. Maes and I. Verbauwhede , Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions. hskip 1em plus 0.5em minus 0.4emrelax Springer , 2010 , pp. 3 -- 37 . https:\/\/doi.org\/10.1007\/978--3--642--14452--3_1 R. Maes and I. Verbauwhede, Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions. hskip 1em plus 0.5em minus 0.4emrelax Springer, 2010, pp. 3--37. https:\/\/doi.org\/10.1007\/978--3--642--14452--3_1"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2017.2713305"},{"key":"e_1_3_2_1_81_1","volume-title":"Technische Universit\u00e4t Berlin","author":"Ganji F.","year":"2017","unstructured":"F. Ganji , \"On the learnability of physically unclonable functions,\" Ph.D. dissertation , Technische Universit\u00e4t Berlin , 2017 . https:\/\/doi.org\/10.14279\/depositonce-6174 F. Ganji, \"On the learnability of physically unclonable functions,\" Ph.D. dissertation, Technische Universit\u00e4t Berlin, 2017. https:\/\/doi.org\/10.14279\/depositonce-6174"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2013.2279798"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2759731"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"e_1_3_2_1_85_1","volume-title":"R\u00fchrmair et al., \"Optical PUFs reloaded,\" in IACR Crypt. ePrint Arch","author":"U.","year":"2013","unstructured":"BIBentryALTinterwordspacing U. R\u00fchrmair et al., \"Optical PUFs reloaded,\" in IACR Crypt. ePrint Arch ., 2013 . https:\/\/eprint.iacr.org\/2013\/215BIBentrySTDinterwordspacing BIBentryALTinterwordspacingU. R\u00fchrmair et al., \"Optical PUFs reloaded,\" in IACR Crypt. ePrint Arch., 2013. https:\/\/eprint.iacr.org\/2013\/215BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_86_1","first-page":"133","volume-title":"Strong Authentication with Physical Unclonable Functions. hskip 1em plus 0.5em minus 0.4emrelax","author":"Tuyls P.","year":"2007","unstructured":"P. Tuyls and B. vS kori \", Strong Authentication with Physical Unclonable Functions. hskip 1em plus 0.5em minus 0.4emrelax Springer , 2007 , pp. 133 -- 148 . https:\/\/doi.org\/10.1007\/978--3--540--69861--6_10 P. Tuyls and B. vS kori\", Strong Authentication with Physical Unclonable Functions. hskip 1em plus 0.5em minus 0.4emrelax Springer, 2007, pp. 133--148. https:\/\/doi.org\/10.1007\/978--3--540--69861--6_10"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.25.012710"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2019.2920949"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870916"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3005883"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-00714-1"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.20.012222"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2882603"},{"key":"e_1_3_2_1_94_1","first-page":"667","volume-title":"Spintronic memristor devices and application,\" in Proc","author":"Wang X.","year":"2010","unstructured":"X. Wang and Y. Chen , \" Spintronic memristor devices and application,\" in Proc . EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE) , 2010 , pp. 667 -- 672 . https:\/\/doi.org\/10.1109\/DATE.2010.5457118 X. Wang and Y. Chen, \"Spintronic memristor devices and application,\" in Proc. EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE), 2010, pp. 667--672. https:\/\/doi.org\/10.1109\/DATE.2010.5457118"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0099-8"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0770-2"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/31\/11\/113006"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2895021"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2014.214"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1038\/nphys3242"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1349"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mattod.2017.07.007"},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2696041"},{"key":"e_1_3_2_1_106_1","first-page":"1","volume-title":"Des. Autom. Conf.","author":"Naeemi A.","year":"2014","unstructured":"A. Naeemi scaling limits and next generation technology prospects,\" in Proc . Des. Autom. Conf. , 2014 , pp. 26: 1 -- 26 :6. https:\/\/doi.org\/10.1145\/2593069.2596672 A. Naeemi et al., \"BEOL scaling limits and next generation technology prospects,\" in Proc. Des. Autom. Conf., 2014, pp. 26:1--26:6. https:\/\/doi.org\/10.1145\/2593069.2596672"},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.carbon.2017.07.090"},{"key":"e_1_3_2_1_111_1","first-page":"131","article-title":"Reliability characterization of a commercial TaOx-based ReRAM","author":"Yang-Scharlotta J.","year":"2014","unstructured":"J. Yang-Scharlotta , M. Fazio , M. Amrbar , M. White , and D. Sheldon , \" Reliability characterization of a commercial TaOx-based ReRAM ,\" in Proc. Int. Integ. Rel. Worksh. , 2014 , pp. 131 -- 134 . https:\/\/doi.org\/10.1109\/IIRW.2014.7049528 J. Yang-Scharlotta, M. Fazio, M. Amrbar, M. White, and D. Sheldon, \"Reliability characterization of a commercial TaOx-based ReRAM,\" in Proc. Int. Integ. Rel. Worksh., 2014, pp. 131--134. https:\/\/doi.org\/10.1109\/IIRW.2014.7049528","journal-title":"Proc. Int. Integ. Rel. Worksh."},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046994"},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2013.2256257"},{"key":"e_1_3_2_1_114_1","volume-title":"Memristors and memristive systems. hskip 1em plus 0.5em minus 0.4emrelax Springer","author":"Tetzlaff R.","year":"2013","unstructured":"R. Tetzlaff , Memristors and memristive systems. hskip 1em plus 0.5em minus 0.4emrelax Springer , 2013 . https:\/\/doi.org\/10.1007\/978--1--4614--9068--5 R. Tetzlaff, Memristors and memristive systems. hskip 1em plus 0.5em minus 0.4emrelax Springer, 2013. https:\/\/doi.org\/10.1007\/978--1--4614--9068--5"},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29746-0"},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1088\/0034-4885\/69\/3\/R01"},{"key":"e_1_3_2_1_118_1","first-page":"99","volume-title":"Mitigating electromigration in physical design,\" in Fundamentals of Electromigration-Aware Integrated Circuit Design. hskip 1em plus 0.5em minus 0.4emrelax Springer","author":"Lienig J.","year":"2018","unstructured":"J. Lienig and M. Thiele , \" Mitigating electromigration in physical design,\" in Fundamentals of Electromigration-Aware Integrated Circuit Design. hskip 1em plus 0.5em minus 0.4emrelax Springer , 2018 , pp. 99 -- 148 . https:\/\/doi.org\/10.1007\/978--3--319--73558-0_4 J. Lienig and M. Thiele, \"Mitigating electromigration in physical design,\" in Fundamentals of Electromigration-Aware Integrated Circuit Design. hskip 1em plus 0.5em minus 0.4emrelax Springer, 2018, pp. 99--148. https:\/\/doi.org\/10.1007\/978--3--319--73558-0_4"},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl203701g"},{"key":"e_1_3_2_1_120_1","first-page":"16","volume-title":"Int. Interconn. Tech. Conf., 2018","author":"Uhlig B.","year":"2018","unstructured":"B. Uhlig and progress on carbon nanotube integration for beol interconnects,\" in Proc . Int. Interconn. Tech. Conf., 2018 , pp. 16 -- 18 . https:\/\/doi.org\/10.1109\/IITC. 2018 .8454842 B. Uhlig et al., \"Challenges and progress on carbon nanotube integration for beol interconnects,\" in Proc. Int. Interconn. Tech. Conf., 2018, pp. 16--18. https:\/\/doi.org\/10.1109\/IITC.2018.8454842"},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1039\/C3NR05290G"},{"key":"e_1_3_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"e_1_3_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870560"},{"key":"e_1_3_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.914069"},{"key":"e_1_3_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187527"},{"key":"e_1_3_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/aa5581"},{"key":"e_1_3_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873371"},{"key":"e_1_3_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1369-7021(08)70055-5"},{"key":"e_1_3_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2005158"},{"key":"e_1_3_2_1_130_1","first-page":"66","article-title":"Junctionless nanowire transistor (JNT): Properties and design guidelines","volume":"65","author":"Colinge J.","year":"2011","unstructured":"J. Colinge , \" Junctionless nanowire transistor (JNT): Properties and design guidelines ,\" Solid-State Electronics , vol. 65 -- 66 , pp. 33--37, 2011 . https:\/\/doi.org\/10.1016\/j.sse.2011.06.004 J. Colinge et al., \"Junctionless nanowire transistor (JNT): Properties and design guidelines,\" Solid-State Electronics, vol. 65--66, pp. 33--37, 2011. https:\/\/doi.org\/10.1016\/j.sse.2011.06.004","journal-title":"Solid-State Electronics"},{"key":"e_1_3_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1166\/jno.2016.1913"},{"key":"e_1_3_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.joule.2017.10.014"},{"key":"e_1_3_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.snb.2008.11.048"},{"key":"e_1_3_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.10.45"},{"key":"e_1_3_2_1_135_1","volume-title":"hskip 1em plus 0.5em minus 0.4emrelax Springer","author":"Radojcic R.","year":"2017","unstructured":"R. Radojcic , More-than-Moore 2.5 D and 3D SiP Integration . hskip 1em plus 0.5em minus 0.4emrelax Springer , 2017 . https:\/\/doi.org\/10.1007\/978--3--319--52548--8 R. Radojcic, More-than-Moore 2.5D and 3D SiP Integration. hskip 1em plus 0.5em minus 0.4emrelax Springer, 2017. https:\/\/doi.org\/10.1007\/978--3--319--52548--8"},{"key":"e_1_3_2_1_136_1","volume-title":"3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems. hskip 1em plus 0.5em minus 0.4emrelax Springer","author":"Elfadel I. A. M.","year":"2016","unstructured":"I. A. M. Elfadel and G. Fettweis , Eds. , 3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems. hskip 1em plus 0.5em minus 0.4emrelax Springer , 2016 . https:\/\/doi.org\/10.1007\/978--3--319--20481--9 I. A. M. Elfadel and G. Fettweis, Eds., 3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems. hskip 1em plus 0.5em minus 0.4emrelax Springer, 2016. https:\/\/doi.org\/10.1007\/978--3--319--20481--9"},{"key":"e_1_3_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2015.32"},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2222814"},{"key":"e_1_3_2_1_139_1","first-page":"188","volume-title":"Int. Sol.-St. Circ. Conf., 2012","author":"Kim D. H.","year":"2012","unstructured":"D. H. Kim : 3D massively parallel processor with stacked memory,\" in Proc . Int. Sol.-St. Circ. Conf., 2012 , pp. 188 -- 190 . https:\/\/doi.org\/10.1109\/ISSCC. 2012 .6176969 D. H. Kim et al., \"3D-MAPS: 3D massively parallel processor with stacked memory,\" in Proc. Int. Sol.-St. Circ. Conf., 2012, pp. 188--190. https:\/\/doi.org\/10.1109\/ISSCC.2012.6176969"},{"key":"e_1_3_2_1_140_1","volume-title":"AMD previews EPYC rome processor: Up to 64 Zen 2 cores. https:\/\/www.anandtech.com\/show\/13561\/amd-previews-epyc-rome-processor-up-to-64-zen-2-coresBIBentrySTDinterwordspacing","author":"Shilov A.","year":"2018","unstructured":"BIBentryALTinterwordspacing A. Shilov . ( 2018 ) AMD previews EPYC rome processor: Up to 64 Zen 2 cores. https:\/\/www.anandtech.com\/show\/13561\/amd-previews-epyc-rome-processor-up-to-64-zen-2-coresBIBentrySTDinterwordspacing BIBentryALTinterwordspacingA. Shilov. (2018) AMD previews EPYC rome processor: Up to 64 Zen 2 cores. https:\/\/www.anandtech.com\/show\/13561\/amd-previews-epyc-rome-processor-up-to-64-zen-2-coresBIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.5555\/3152604"},{"issue":"6","key":"e_1_3_2_1_142_1","first-page":"1432","article-title":"A scalable network-on-chip microprocessor with 2.5D integrated memory and accelerator","volume":"64","author":"S. M. P. D.","year":"2017","unstructured":"S. M. P. D. et al ., \" A scalable network-on-chip microprocessor with 2.5D integrated memory and accelerator ,\" Trans. Circ. Sys. , vol. 64 , no. 6 , pp. 1432 -- 1443 , 2017 . https:\/\/doi.org\/10.1109\/TCSI.2016.2647322 S. M. P. D. et al., \"A scalable network-on-chip microprocessor with 2.5D integrated memory and accelerator,\" Trans. Circ. Sys., vol. 64, no. 6, pp. 1432--1443, 2017. https:\/\/doi.org\/10.1109\/TCSI.2016.2647322","journal-title":"Trans. Circ. Sys."},{"key":"e_1_3_2_1_143_1","volume-title":"Des. Autom. Conf.","author":"Kim J.","year":"2019","unstructured":"J. Kim , and package co-design flow for 2.5D IC design enabling heterogeneous IP reuse,\" in Proc . Des. Autom. Conf. , 2019 . https:\/\/doi.org\/10.1145\/3316781.3317775 J. Kim et al., \"Architecture, chip, and package co-design flow for 2.5D IC design enabling heterogeneous IP reuse,\" in Proc. Des. Autom. Conf., 2019. https:\/\/doi.org\/10.1145\/3316781.3317775"},{"key":"e_1_3_2_1_144_1","volume-title":"Int. Conf. Comp.-Aided Des., 2017","author":"Stow D.","year":"2017","unstructured":"D. Stow , Y. Xie , T. Siddiqua , and G. H. Loh , \" Cost-effective design of scalable high-performance systems using active and passive interposers,\" in Proc . Int. Conf. Comp.-Aided Des., 2017 . https:\/\/doi.org\/10.1109\/ICCAD. 2017 .8203849 D. Stow, Y. Xie, T. Siddiqua, and G. H. Loh, \"Cost-effective design of scalable high-performance systems using active and passive interposers,\" in Proc. Int. Conf. Comp.-Aided Des., 2017. https:\/\/doi.org\/10.1109\/ICCAD.2017.8203849"},{"key":"e_1_3_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838545"},{"key":"e_1_3_2_1_146_1","first-page":"434","volume-title":"Int. Sol.-St. Circ. Conf., 2013","author":"Takaya S.","year":"2013","unstructured":"S. Takaya A 100GB\/s wide I\/O with 4096b TSVs through an active silicon interposer with in-place waveform capturing,\" in Proc . Int. Sol.-St. Circ. Conf., 2013 , pp. 434 -- 435 . https:\/\/doi.org\/10.1109\/ISSCC. 2013 .6487803 S. Takaya et al., \"A 100GB\/s wide I\/O with 4096b TSVs through an active silicon interposer with in-place waveform capturing,\" in Proc. Int. Sol.-St. Circ. Conf., 2013, pp. 434--435. https:\/\/doi.org\/10.1109\/ISSCC.2013.6487803"},{"key":"e_1_3_2_1_147_1","first-page":"53","volume-title":"ASME InterPACK, 2011","author":"Lau J. H.","year":"2011","unstructured":"J. H. Lau , \"The most cost-effective integrator (TSV interposer) for 3D IC integration system-in-package (SiP), \" in Proc . ASME InterPACK, 2011 , pp. 53 -- 63 . https:\/\/doi.org\/10.1115\/IPACK 2011 --52189 J. H. Lau, \"The most cost-effective integrator (TSV interposer) for 3D IC integration system-in-package (SiP), \" in Proc. ASME InterPACK, 2011, pp. 53--63. https:\/\/doi.org\/10.1115\/IPACK2011--52189"},{"key":"e_1_3_2_1_148_1","first-page":"46","volume-title":"Int. Sol.-St. Circ. Conf., 2020","author":"Vivet P.","year":"1994","unstructured":"P. Vivet A 220GOPS 96-core processor with 6 chiplets 3D-stacked on an active interposer offering 0.6ns\/mm latency, 3Tb\/s\/mm2 inter-chiplet interconnects and 156mW\/mm2@ 82%-peak-efficiency DC-DC converters,\" in Proc . Int. Sol.-St. Circ. Conf., 2020 , pp. 46 -- 48 . https:\/\/doi.org\/10.1109\/ISSCC 1994 7.2020.9062927 P. Vivet et al., \"A 220GOPS 96-core processor with 6 chiplets 3D-stacked on an active interposer offering 0.6ns\/mm latency, 3Tb\/s\/mm2 inter-chiplet interconnects and 156mW\/mm2@ 82%-peak-efficiency DC-DC converters,\" in Proc. Int. Sol.-St. Circ. Conf., 2020, pp. 46--48. https:\/\/doi.org\/10.1109\/ISSCC19947.2020.9062927"},{"key":"e_1_3_2_1_149_1","first-page":"1439","volume-title":"Elec. Compon. Tech. Conf., 2016","author":"Lee C. C.","year":"2016","unstructured":"C. C. Lee overview of the development of a GPU with integrated HBM on silicon interposer,\" in Proc . Elec. Compon. Tech. Conf., 2016 , pp. 1439 -- 1444 . https:\/\/doi.org\/10.1109\/ECTC. 2016 .348 C. C. Lee et al., \"An overview of the development of a GPU with integrated HBM on silicon interposer,\" in Proc. Elec. Compon. Tech. Conf., 2016, pp. 1439--1444. https:\/\/doi.org\/10.1109\/ECTC.2016.348"},{"key":"e_1_3_2_1_150_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387353"},{"key":"e_1_3_2_1_151_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2583419"},{"issue":"99","key":"e_1_3_2_1_152_1","first-page":"1","article-title":"Security beyond CMOS: Fundamentals, applications, and roadmap","author":"Rahman F.","year":"2017","unstructured":"F. Rahman , B. Shakya , X. Xu , D. Forte , and M. Tehranipoor , \" Security beyond CMOS: Fundamentals, applications, and roadmap ,\" Trans. VLSI Syst. , vol. PP, no. 99 , pp. 1 -- 14 , 2017 . https:\/\/doi.org\/10.1109\/TVLSI.2017.2742943 F. Rahman, B. Shakya, X. Xu, D. Forte, and M. Tehranipoor, \"Security beyond CMOS: Fundamentals, applications, and roadmap,\" Trans. VLSI Syst., vol. PP, no. 99, pp. 1--14, 2017. https:\/\/doi.org\/10.1109\/TVLSI.2017.2742943","journal-title":"Trans. VLSI Syst."},{"key":"e_1_3_2_1_153_1","first-page":"491","volume-title":"ACM Gt. Lakes Symp. VLSI (GLSVLSI)","author":"Alasad Q.","year":"2017","unstructured":"Q. Alasad , J. Yuan , and D. Fan , \" Leveraging all-spin logic to improve hardware security,\" in Proc . ACM Gt. Lakes Symp. VLSI (GLSVLSI) , 2017 , pp. 491 -- 494 . https:\/\/doi.org\/10.1145\/3060403.3060471 Q. Alasad, J. Yuan, and D. Fan, \"Leveraging all-spin logic to improve hardware security,\" in Proc. ACM Gt. Lakes Symp. VLSI (GLSVLSI), 2017, pp. 491--494. https:\/\/doi.org\/10.1145\/3060403.3060471"},{"key":"e_1_3_2_1_154_1","first-page":"88","volume-title":"ACM Des. Autom. Conf. (DAC)","author":"Winograd T.","year":"2016","unstructured":"T. Winograd , H. Salmani , H. Mahmoodi , K. Gaj , and H. Homayoun , \" Hybrid STT-CMOS designs for reverse-engineering prevention,\" in Proc . ACM Des. Autom. Conf. (DAC) , 2016 , pp. 88 -- 93 . https:\/\/doi.org\/10.1145\/2897937.2898099 T. Winograd, H. Salmani, H. Mahmoodi, K. Gaj, and H. Homayoun, \"Hybrid STT-CMOS designs for reverse-engineering prevention,\" in Proc. ACM Des. Autom. Conf. (DAC), 2016, pp. 88--93. https:\/\/doi.org\/10.1145\/2897937.2898099"},{"key":"e_1_3_2_1_155_1","first-page":"10","article-title":"Exploiting spin-orbit torque devices as reconfigurable logic for circuit obfuscation","author":"Yang J.","year":"2018","unstructured":"J. Yang , \" Exploiting spin-orbit torque devices as reconfigurable logic for circuit obfuscation ,\" Trans. Comp.-Aided Des. Integ. Circ. Sys. , 2018 . https:\/\/doi.org\/ 10 .1109\/TCAD.2018.2802870 J. Yang et al., \"Exploiting spin-orbit torque devices as reconfigurable logic for circuit obfuscation,\" Trans. Comp.-Aided Des. Integ. Circ. Sys., 2018. https:\/\/doi.org\/10.1109\/TCAD.2018.2802870","journal-title":"Trans. Comp.-Aided Des. Integ. Circ. Sys."},{"key":"e_1_3_2_1_156_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2917856"},{"key":"e_1_3_2_1_157_1","first-page":"152","volume-title":"Comp. Soc. Symp. VLSI, 2017","author":"Parveen F.","year":"2017","unstructured":"F. Parveen , Z. He , S. Angizi , and D. Fan , \" Hybrid polymorphic logic gate with 5-terminal magnetic domain wall motion device,\" in Proc . Comp. Soc. Symp. VLSI, 2017 , pp. 152 -- 157 . https:\/\/doi.org\/10.1109\/ISVLSI. 2017 .35 F. Parveen, Z. He, S. Angizi, and D. Fan, \"Hybrid polymorphic logic gate with 5-terminal magnetic domain wall motion device,\" in Proc. Comp. Soc. Symp. VLSI, 2017, pp. 152--157. https:\/\/doi.org\/10.1109\/ISVLSI.2017.35"},{"key":"e_1_3_2_1_158_1","first-page":"97","volume-title":"Advancing hardware security using polymorphic and stochastic spin-hall effect devices,\" in Proc","author":"Patnaik S.","year":"2018","unstructured":"S. Patnaik , N. Rangarajan , J. Knechtel , O. Sinanoglu , and S. Rakheja , \" Advancing hardware security using polymorphic and stochastic spin-hall effect devices,\" in Proc . EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE) , 2018 , pp. 97 -- 102 . https:\/\/doi.org\/10.23919\/DATE.2018.8341986 S. Patnaik, N. Rangarajan, J. Knechtel, O. Sinanoglu, and S. Rakheja, \"Advancing hardware security using polymorphic and stochastic spin-hall effect devices,\" in Proc. EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE), 2018, pp. 97--102. https:\/\/doi.org\/10.23919\/DATE.2018.8341986"},{"key":"e_1_3_2_1_159_1","first-page":"10","article-title":"Opening the doors to dynamic camouflaging: Harnessing the power of polymorphic devices","volume":"2020","author":"Rangarajan N.","unstructured":"N. Rangarajan , \" Opening the doors to dynamic camouflaging: Harnessing the power of polymorphic devices ,\" IEEE Trans. Emerg. Topics Comput. (TETC) , vol. Early Access, 2020 . https:\/\/doi.org\/ 10 .1109\/TETC.2020.2991134 N. Rangarajan et al., \"Opening the doors to dynamic camouflaging: Harnessing the power of polymorphic devices,\" IEEE Trans. Emerg. Topics Comput. (TETC), vol. Early Access, 2020. https:\/\/doi.org\/10.1109\/TETC.2020.2991134","journal-title":"IEEE Trans. Emerg. Topics Comput. (TETC)"},{"key":"e_1_3_2_1_160_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2934887"},{"key":"e_1_3_2_1_161_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398232"},{"key":"e_1_3_2_1_162_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4985702"},{"key":"e_1_3_2_1_163_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2988889"},{"key":"e_1_3_2_1_164_1","first-page":"368","volume-title":"Asia South Pac. Des. Autom. Conf., 2013","author":"Rose G. S.","year":"2013","unstructured":"G. S. Rose security strategies exploiting nanoelectronic circuits,\" in Proc . Asia South Pac. Des. Autom. Conf., 2013 , pp. 368 -- 372 . https:\/\/doi.org\/10.1109\/ASPDAC. 2013 .6509623 G. S. Rose et al., \"Hardware security strategies exploiting nanoelectronic circuits,\" in Proc. Asia South Pac. Des. Autom. Conf., 2013, pp. 368--372. https:\/\/doi.org\/10.1109\/ASPDAC.2013.6509623"},{"key":"e_1_3_2_1_165_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0039-7"},{"key":"e_1_3_2_1_166_1","first-page":"535","volume-title":"Comp. Soc. Symp. VLSI, 2019","author":"Rezaei A.","year":"2019","unstructured":"A. Rezaei , J. Gu , and H. Zhou , \" Hybrid memristor-CMOS obfuscation against untrusted foundries,\" in Proc . Comp. Soc. Symp. VLSI, 2019 , pp. 535 -- 540 . https:\/\/doi.org\/10.1109\/ISVLSI. 2019 .00102 A. Rezaei, J. Gu, and H. Zhou, \"Hybrid memristor-CMOS obfuscation against untrusted foundries,\" in Proc. Comp. Soc. Symp. VLSI, 2019, pp. 535--540. https:\/\/doi.org\/10.1109\/ISVLSI.2019.00102"},{"key":"e_1_3_2_1_167_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2606433"},{"key":"e_1_3_2_1_168_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2762919"},{"issue":"5","key":"e_1_3_2_1_169_1","first-page":"50","article-title":"A comparative security analysis of current and emerging technologies","volume":"36","author":"Suresh C. K. H.","year":"2016","unstructured":"C. K. H. Suresh , B. Mazumdar , S. S. Ali , and O. Sinanoglu , \" A comparative security analysis of current and emerging technologies ,\" Micro , vol. 36 , no. 5 , pp. 50 -- 61 , 2016 . https:\/\/doi.org\/10.1109\/MM.2016.87 C. K. H. Suresh, B. Mazumdar, S. S. Ali, and O. Sinanoglu, \"A comparative security analysis of current and emerging technologies,\" Micro, vol. 36, no. 5, pp. 50--61, 2016. https:\/\/doi.org\/10.1109\/MM.2016.87","journal-title":"Micro"},{"key":"e_1_3_2_1_170_1","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"e_1_3_2_1_171_1","first-page":"10","article-title":"Security promises and vulnerabilities in emerging reconfigurable nanotechnology-based circuits","volume":"2020","author":"Rai S.","unstructured":"S. Rai , \" Security promises and vulnerabilities in emerging reconfigurable nanotechnology-based circuits ,\" IEEE Trans. Emerg. Topics Comput. (TETC) , vol. Early Access, 2020 . https:\/\/doi.org\/ 10 .1109\/TETC.2020.3039375 S. Rai et al., \"Security promises and vulnerabilities in emerging reconfigurable nanotechnology-based circuits,\" IEEE Trans. Emerg. Topics Comput. (TETC), vol. Early Access, 2020. https:\/\/doi.org\/10.1109\/TETC.2020.3039375","journal-title":"IEEE Trans. Emerg. Topics Comput. (TETC)"},{"key":"e_1_3_2_1_172_1","doi-asserted-by":"publisher","DOI":"10.1039\/C3NR04375D"},{"key":"e_1_3_2_1_173_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201603428"},{"key":"e_1_3_2_1_174_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854395"},{"key":"e_1_3_2_1_175_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2550460"},{"key":"e_1_3_2_1_176_1","first-page":"321","volume-title":"Great Lakes Symp. VLSI","author":"Dofe J.","year":"2017","unstructured":"J. Dofe threats and countermeasures in three-dimensional integrated circuits,\" in Proc . Great Lakes Symp. VLSI , 2017 , pp. 321 -- 326 . https:\/\/doi.org\/10.1145\/3060403.3060500 J. Dofe et al., \"Security threats and countermeasures in three-dimensional integrated circuits,\" in Proc. Great Lakes Symp. VLSI, 2017, pp. 321--326. https:\/\/doi.org\/10.1145\/3060403.3060500"},{"key":"e_1_3_2_1_177_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2227257"},{"key":"e_1_3_2_1_178_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.121"},{"key":"e_1_3_2_1_179_1","first-page":"74","volume-title":"Asian Hardw.-Orient. Sec. Trust Symp., 2018","author":"Gu P.","year":"2018","unstructured":"P. Gu , D. Stow , P. Mukim , S. Li , and Y. Xie , \" Cost-efficient 3D integration to hinder reverse engineering during and after manufacturing,\" in Proc . Asian Hardw.-Orient. Sec. Trust Symp., 2018 , pp. 74 -- 79 . https:\/\/doi.org\/10.1109\/AsianHOST. 2018 .8607176 P. Gu, D. Stow, P. Mukim, S. Li, and Y. Xie, \"Cost-efficient 3D integration to hinder reverse engineering during and after manufacturing,\" in Proc. Asian Hardw.-Orient. Sec. Trust Symp., 2018, pp. 74--79. https:\/\/doi.org\/10.1109\/AsianHOST.2018.8607176"},{"issue":"6","key":"e_1_3_2_1_180_1","first-page":"799","article-title":"Hardware-efficient logic camouflaging for monolithic 3D ICs","volume":"65","author":"Yan C.","year":"2018","unstructured":"C. Yan , J. Dofe , S. Kontak , Q. Yu , and E. Salman , \" Hardware-efficient logic camouflaging for monolithic 3D ICs ,\" Trans. Circ. Sys. , vol. 65 , no. 6 , pp. 799 -- 803 , 2018 . https:\/\/doi.org\/10.1109\/TCSII.2017.2749523 C. Yan, J. Dofe, S. Kontak, Q. Yu, and E. Salman, \"Hardware-efficient logic camouflaging for monolithic 3D ICs,\" Trans. Circ. Sys., vol. 65, no. 6, pp. 799--803, 2018. https:\/\/doi.org\/10.1109\/TCSII.2017.2749523","journal-title":"Trans. Circ. Sys."},{"key":"e_1_3_2_1_181_1","first-page":"10","article-title":"A modern approach to IP protection and trojan prevention: Split manufacturing for 3D ICs and obfuscation of vertical interconnects","volume":"2019","author":"Patnaik S.","unstructured":"S. Patnaik , M. Ashraf , O. Sinanoglu , and J. Knechtel , \" A modern approach to IP protection and trojan prevention: Split manufacturing for 3D ICs and obfuscation of vertical interconnects ,\" IEEE Trans. Emerg. Topics Comput. (TETC) , vol. Early Access, 2019 . https:\/\/doi.org\/ 10 .1109\/TETC.2019.2933572 S. Patnaik, M. Ashraf, O. Sinanoglu, and J. Knechtel, \"A modern approach to IP protection and trojan prevention: Split manufacturing for 3D ICs and obfuscation of vertical interconnects,\" IEEE Trans. Emerg. Topics Comput. (TETC), vol. Early Access, 2019. https:\/\/doi.org\/10.1109\/TETC.2019.2933572","journal-title":"IEEE Trans. Emerg. Topics Comput. (TETC)"},{"key":"e_1_3_2_1_182_1","first-page":"25","volume-title":"Proc. Int. Symp. Hardw.-Orient. Sec. Trust, 2014","author":"Cioranesco J. M.","year":"2014","unstructured":"J. M. Cioranesco in Proc. Int. Symp. Hardw.-Orient. Sec. Trust, 2014 , pp. 25 -- 31 . https:\/\/doi.org\/10.1109\/HST. 2014 .6855563 J. M. Cioranesco et al., \"Cryptographically secure shields,\" in Proc. Int. Symp. Hardw.-Orient. Sec. Trust, 2014, pp. 25--31. https:\/\/doi.org\/10.1109\/HST.2014.6855563"},{"key":"e_1_3_2_1_183_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062293"},{"key":"e_1_3_2_1_184_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2712156"},{"key":"e_1_3_2_1_185_1","volume-title":"Tech. Rep.","year":"2008","unstructured":"BIBentryALTinterwordspacingTezzaron Semiconductor, \"3D-ICs and integrated circuit security,\" Tezzaron Semiconductor , Tech. Rep. , 2008 . http:\/\/tezzaron.com\/media\/3D-ICs_and_Integrated_Circuit_Security.pdfBIBentrySTDinterwordspacing BIBentryALTinterwordspacingTezzaron Semiconductor, \"3D-ICs and integrated circuit security,\" Tezzaron Semiconductor, Tech. Rep., 2008. http:\/\/tezzaron.com\/media\/3D-ICs_and_Integrated_Circuit_Security.pdfBIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_186_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0164-7"},{"key":"e_1_3_2_1_187_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240784"},{"key":"e_1_3_2_1_188_1","first-page":"69","volume-title":"Great Lakes Symp. VLSI","author":"Dofe J.","year":"2016","unstructured":"J. Dofe , Q. Yu , H. Wang , and E. Salman , \" Hardware security threats and potential countermeasures in emerging 3D ICs,\" in Proc . Great Lakes Symp. VLSI , 2016 , pp. 69 -- 74 . https:\/\/doi.org\/10.1145\/2902961.2903014 J. Dofe, Q. Yu, H. Wang, and E. Salman, \"Hardware security threats and potential countermeasures in emerging 3D ICs,\" in Proc. Great Lakes Symp. VLSI, 2016, pp. 69--74. https:\/\/doi.org\/10.1145\/2902961.2903014"},{"key":"e_1_3_2_1_189_1","first-page":"116","volume-title":"Self-triggering hardware trojan: Due to NBTI related aging in 3-D ICs,\" Integration","author":"Mossa S. F.","year":"2017","unstructured":"S. F. Mossa , S. R. Hasan , and O. Elkeelany , \" Self-triggering hardware trojan: Due to NBTI related aging in 3-D ICs,\" Integration , vol. 58 , no. Supplement C , pp. 116 -- 124 , 2017 . https:\/\/doi.org\/10.1016\/j.vlsi.2016.12.013 S. F. Mossa, S. R. Hasan, and O. Elkeelany, \"Self-triggering hardware trojan: Due to NBTI related aging in 3-D ICs,\" Integration, vol. 58, no. Supplement C, pp. 116--124, 2017. https:\/\/doi.org\/10.1016\/j.vlsi.2016.12.013"},{"key":"e_1_3_2_1_190_1","unstructured":"BIBentryALTinterwordspacingA. \"bunnie\" Huang S. \"xobs\" Cross and T. Marble. (2019) Open source is insufficient to solve trust problems in hardware. Chaos Computer Club. 36C3 minutes 14:35--16:40. https:\/\/media.ccc.de\/v\/36c3--10690-open_source_is_insufficient_to_solve_trust_problems_in_hardwareBIBentrySTDinterwordspacing  BIBentryALTinterwordspacingA. \"bunnie\" Huang S. \"xobs\" Cross and T. Marble. (2019) Open source is insufficient to solve trust problems in hardware. Chaos Computer Club. 36C3 minutes 14:35--16:40. https:\/\/media.ccc.de\/v\/36c3--10690-open_source_is_insufficient_to_solve_trust_problems_in_hardwareBIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_191_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001391"},{"key":"e_1_3_2_1_192_1","first-page":"313","article-title":"TSV-based PUF circuit for 3DIC sensor nodes in IoT applications","author":"Wang C.","year":"2015","unstructured":"C. Wang , \" TSV-based PUF circuit for 3DIC sensor nodes in IoT applications ,\" in Proc. Electron. Dev. Solid State Circ. , 2015 , pp. 313 -- 316 . https:\/\/doi.org\/10.1109\/EDSSC.2015.7285113 C. Wang et al., \"TSV-based PUF circuit for 3DIC sensor nodes in IoT applications,\" in Proc. Electron. Dev. Solid State Circ., 2015, pp. 313--316. https:\/\/doi.org\/10.1109\/EDSSC.2015.7285113","journal-title":"Proc. Electron. Dev. Solid State Circ."},{"key":"e_1_3_2_1_193_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168890"},{"key":"e_1_3_2_1_194_1","volume-title":"Int. Worksh. Sys.-Level Interconn. Pred.","author":"Dofe J.","year":"2018","unstructured":"J. Dofe and Q. Yu , \" Exploiting PDN noise to thwart correlation power analysis attacks in 3D ICs,\" in Proc . Int. Worksh. Sys.-Level Interconn. Pred. , 2018 . https:\/\/doi.org\/10.1145\/3225209.3225212 J. Dofe and Q. Yu, \"Exploiting PDN noise to thwart correlation power analysis attacks in 3D ICs,\" in Proc. Int. Worksh. Sys.-Level Interconn. Pred., 2018. https:\/\/doi.org\/10.1145\/3225209.3225212"},{"key":"e_1_3_2_1_195_1","first-page":"520","volume-title":"Int. Conf. Comp. Des., 2016","author":"Gu P.","year":"2016","unstructured":"P. Gu , D. Stow , R. Barnes , E. Kursun , and Y. Xie , \" Thermal-aware 3D design for side-channel information leakage,\" in Proc . Int. Conf. Comp. Des., 2016 , pp. 520 -- 527 . https:\/\/doi.org\/10.1109\/ICCD. 2016 .7753336 P. Gu, D. Stow, R. Barnes, E. Kursun, and Y. Xie, \"Thermal-aware 3D design for side-channel information leakage,\" in Proc. Int. Conf. Comp. Des., 2016, pp. 520--527. https:\/\/doi.org\/10.1109\/ICCD.2016.7753336"},{"key":"e_1_3_2_1_196_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357114"},{"key":"e_1_3_2_1_197_1","first-page":"41","article-title":"LLFI: Lateral laser fault injection attack","author":"Rodriguez J.","year":"2019","unstructured":"J. Rodriguez , A. Baldomero , V. Montilla , and J. Mujal , \" LLFI: Lateral laser fault injection attack ,\" in Proc. Worksh. Fault Diag. Tol. Cryptogr. , 2019 , pp. 41 -- 47 . https:\/\/doi.org\/10.1109\/FDTC.2019.00014 J. Rodriguez, A. Baldomero, V. Montilla, and J. Mujal, \"LLFI: Lateral laser fault injection attack,\" in Proc. Worksh. Fault Diag. Tol. Cryptogr., 2019, pp. 41--47. https:\/\/doi.org\/10.1109\/FDTC.2019.00014","journal-title":"Proc. Worksh. Fault Diag. Tol. Cryptogr."},{"key":"e_1_3_2_1_198_1","first-page":"1","volume-title":"3D hardware canaries,\" in Proc","author":"Briais S.","year":"2012","unstructured":"S. Briais , \" 3D hardware canaries,\" in Proc . Cryptogr. Hardw. Embed. Sys., E. Prouff and P. Schaumont, Eds.hskip 1em plus 0.5em minus 0.4emrelax Berlin, Heidelberg : Springer , 2012 , pp. 1 -- 22 . https:\/\/doi.org\/10.1007\/978--3--642--33027--8_1 S. Briais et al., \"3D hardware canaries,\" in Proc. Cryptogr. Hardw. Embed. Sys., E. Prouff and P. Schaumont, Eds.hskip 1em plus 0.5em minus 0.4emrelax Berlin, Heidelberg: Springer, 2012, pp. 1--22. https:\/\/doi.org\/10.1007\/978--3--642--33027--8_1"},{"key":"e_1_3_2_1_199_1","first-page":"508","volume-title":"Towards secure composition of integrated circuits and electronic systems: On the role of EDA,\" in Proc","author":"Knechtel J.","year":"2020","unstructured":"J. Knechtel , \" Towards secure composition of integrated circuits and electronic systems: On the role of EDA,\" in Proc . EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE) , 2020 , pp. 508 -- 513 . https:\/\/doi.org\/10.23919\/DATE48585.2020.9116483 J. Knechtel et al., \"Towards secure composition of integrated circuits and electronic systems: On the role of EDA,\" in Proc. EDAA\/ACM\/IEEE Des. Autom. Test Eur. (DATE), 2020, pp. 508--513. https:\/\/doi.org\/10.23919\/DATE48585.2020.9116483"}],"event":{"name":"ISPD '21: International Symposium on Physical Design","location":"Virtual Event USA","acronym":"ISPD '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"]},"container-title":["Proceedings of the 2021 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3446902","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3439706.3446902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:51Z","timestamp":1750197711000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3446902"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,21]]},"references-count":199,"alternative-id":["10.1145\/3439706.3446902","10.1145\/3439706"],"URL":"https:\/\/doi.org\/10.1145\/3439706.3446902","relation":{},"subject":[],"published":{"date-parts":[[2021,3,21]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}