{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:55Z","timestamp":1750220635741,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,3,21]],"date-time":"2021-03-21T00:00:00Z","timestamp":1616284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,3,22]]},"DOI":"10.1145\/3439706.3447043","type":"proceedings-article","created":{"date-parts":[[2021,3,12]],"date-time":"2021-03-12T05:11:12Z","timestamp":1615525872000},"page":"83-90","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Machine Learning-Enabled High-Frequency Low-Power Digital Design Implementation At Advanced Process Nodes"],"prefix":"10.1145","author":[{"given":"Siddhartha","family":"Nath","sequence":"first","affiliation":[{"name":"Synopsys Inc., Mountain View, CA, USA"}]},{"given":"Vishal","family":"Khandelwal","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Hillsboro, OR, USA"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"US Patent No. US10534878B1","author":"Bai G.","year":"2017","unstructured":"G. Bai , C.-Y. Wang and P.-S. Tzeng ,\u201c Circuit Place and Route Optimization Based on Path-Based Timing Analysis \u201d, US Patent No. US10534878B1 , 2017 . G. Bai, C.-Y. Wang and P.-S. Tzeng,\u201cCircuit Place and Route Optimization Based on Path-Based Timing Analysis\u201d, US Patent No. US10534878B1, 2017."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1611282"},{"key":"e_1_3_2_1_3_1","volume-title":"Classification and Regression Trees","author":"Breiman L.","year":"1984","unstructured":"L. Breiman , J. H. Friedman , R. A. Olshen and C. J. Stone , Classification and Regression Trees , Chapman & Hall\/CRC , 1984 . L. Breiman, J. H. Friedman, R. A. Olshen and C. J. Stone, Classification and Regression Trees, Chapman & Hall\/CRC, 1984."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939785"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1214\/aos\/1013203451"},{"key":"e_1_3_2_1_7_1","volume-title":"US Patent No. US10776547B1","author":"Gupta U.","year":"2020","unstructured":"U. Gupta , N. Kumar , P. Sethia , R. Govila and J. Sharma ,\u201c Infinite-Depth Path-Based Analysis of Operational Timing for Circuit Design \u201d, US Patent No. US10776547B1 , 2020 . U. Gupta, N. Kumar, P. Sethia, R. Govila and J. Sharma,\u201cInfinite-Depth Path-Based Analysis of Operational Timing for Circuit Design\u201d, US Patent No. US10776547B1, 2020."},{"key":"e_1_3_2_1_8_1","first-page":"1","author":"Han S. S.","year":"2014","unstructured":"S. S. Han , A. B. Kahng , S. Nath and A. Vydyanathan , \u201cA Deep Learning Methodology to Proliferate Golden Signoff Timing\u201d, Porc. DATE , 2014 , pp. 1 -- 6 . S. S. Han, A. B. Kahng, S. Nath and A. Vydyanathan, \u201cA Deep Learning Methodology to Proliferate Golden Signoff Timing\u201d, Porc. DATE, 2014, pp. 1--6.","journal-title":"Porc. DATE"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-84858-7"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2015.7171710"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717771"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2013.6681682"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2015.7171706"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177554"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00096"},{"key":"e_1_3_2_1_16_1","volume-title":"EDA Vendors Should Improve the Runtime Performance of Path-Based Timing Analysis, riptsize http:\/\/www.electronicdesign.com\/eda\/eda-vendors-shouldimprove-runtime-performance-path-based-analysis ,May","author":"Molina R.","year":"2013","unstructured":"R. Molina , EDA Vendors Should Improve the Runtime Performance of Path-Based Timing Analysis, riptsize http:\/\/www.electronicdesign.com\/eda\/eda-vendors-shouldimprove-runtime-performance-path-based-analysis ,May 2013 . R. Molina, EDA Vendors Should Improve the Runtime Performance of Path-Based Timing Analysis, riptsize http:\/\/www.electronicdesign.com\/eda\/eda-vendors-shouldimprove-runtime-performance-path-based-analysis ,May 2013."},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Proc. DAC","author":"Peng F.","year":"2018","unstructured":"F. Peng . C. Yan , C. Fang . J. Zheng , S.-G. Wang , D. Zhou and X. Zeng ,\u201c A General Graph Based Pessimism Reduction Framework forDesign Optimization of Timing Closure \u201d, Proc. DAC , 2018 , pp. 1 -- 6 . F. Peng. C. Yan, C. Fang. J. Zheng, S.-G. Wang, D. Zhou and X. Zeng,\u201cA General Graph Based Pessimism Reduction Framework forDesign Optimization of Timing Closure\u201d, Proc. DAC, 2018, pp. 1--6."},{"key":"e_1_3_2_1_18_1","volume-title":"US Patent No. 10354042B2","author":"Shyamsukha R.","year":"2019","unstructured":"R. Shyamsukha , C. Feng , S. Radhakrishnan and T. L. Craven ,\u201c Selectively Reducing Graph-Based Analysis Pessimism \u201d, US Patent No. 10354042B2 , 2019 . R. Shyamsukha, C. Feng, S. Radhakrishnan and T. L. Craven,\u201cSelectively Reducing Graph-Based Analysis Pessimism\u201d, US Patent No. 10354042B2, 2019."},{"key":"e_1_3_2_1_19_1","volume-title":"US Patent No. US8079004B2","author":"Soviani C.","year":"2011","unstructured":"C. Soviani , R. N. Helaihel and K. Rahmat ,\u201c Efficient Exhaustive Path-Based Static Timing Analysis Using a Fast Estimation Technique \u201d, US Patent No. US8079004B2 , 2011 . C. Soviani, R. N. Helaihel and K. Rahmat,\u201cEfficient Exhaustive Path-Based Static Timing Analysis Using a Fast Estimation Technique\u201d, US Patent No. US8079004B2, 2011."},{"key":"e_1_3_2_1_20_1","unstructured":"Synopsys PrimeTime User Guide riptsize http:\/\/www.synopsys.com\/Tools\/Implementation\/SignOff\/Pages\/PrimeTime.aspx.  Synopsys PrimeTime User Guide riptsize http:\/\/www.synopsys.com\/Tools\/Implementation\/SignOff\/Pages\/PrimeTime.aspx."},{"key":"e_1_3_2_1_21_1","unstructured":"\u201cAccurate Signoff Analysis with Path-Based Analysis in PrimeTime\u201d riptsize https:\/\/solvnetplus.synopsys.com\/s\/article\/Accurate-Signoff-Analysis-with-Path-Based-Analysis-in-PrimeTime-1576170362229.  \u201cAccurate Signoff Analysis with Path-Based Analysis in PrimeTime\u201d riptsize https:\/\/solvnetplus.synopsys.com\/s\/article\/Accurate-Signoff-Analysis-with-Path-Based-Analysis-in-PrimeTime-1576170362229."},{"key":"e_1_3_2_1_22_1","unstructured":"Scikit-Learn riptsize http:\/\/scikit-learn.org.  Scikit-Learn riptsize http:\/\/scikit-learn.org."},{"key":"e_1_3_2_1_23_1","unstructured":"\u201cSignoff Summit: Tempus Path-Based Analysis and FinFET Timing Closure\u201d riptsize https:\/\/community.cadence.com\/cadence_blogs_8\/b\/ii\/posts\/signoff-summit-tempus-path-based-analysis-and-finfet-timing-closure.  \u201cSignoff Summit: Tempus Path-Based Analysis and FinFET Timing Closure\u201d riptsize https:\/\/community.cadence.com\/cadence_blogs_8\/b\/ii\/posts\/signoff-summit-tempus-path-based-analysis-and-finfet-timing-closure."},{"key":"e_1_3_2_1_24_1","unstructured":"\u201cDetecting Multicollinearity Using Variance Inflation Factors\u201d riptsize https:\/\/online.stat.psu.edu\/stat462\/node\/180\/.  \u201cDetecting Multicollinearity Using Variance Inflation Factors\u201d riptsize https:\/\/online.stat.psu.edu\/stat462\/node\/180\/."},{"key":"e_1_3_2_1_25_1","volume-title":"US Patent No. US1002225B2","author":"Wrixon A.","year":"2018","unstructured":"A. Wrixon , A. Belov , M. Keller , R. Moloney and H. Dadheech ,\u201c Static Timing Analysis with Improved Accuracy and Efficiency \u201d, US Patent No. US1002225B2 , 2018 . A. Wrixon, A. Belov, M. Keller, R. Moloney and H. Dadheech,\u201cStatic Timing Analysis with Improved Accuracy and Efficiency\u201d, US Patent No. US1002225B2, 2018."}],"event":{"name":"ISPD '21: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"],"location":"Virtual Event USA","acronym":"ISPD '21"},"container-title":["Proceedings of the 2021 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3447043","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3439706.3447043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:51Z","timestamp":1750197711000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3447043"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,21]]},"references-count":25,"alternative-id":["10.1145\/3439706.3447043","10.1145\/3439706"],"URL":"https:\/\/doi.org\/10.1145\/3439706.3447043","relation":{},"subject":[],"published":{"date-parts":[[2021,3,21]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}