{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:42:30Z","timestamp":1780674150746,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,3,21]],"date-time":"2021-03-21T00:00:00Z","timestamp":1616284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"This research is partially funded by the DARPA ERI 3DSOC Program","award":["HR001118C0096"],"award-info":[{"award-number":["HR001118C0096"]}]},{"name":"This research is partially funded by the National Research Foundation of Korea","award":["NRF-2020M3F3A2A02082445"],"award-info":[{"award-number":["NRF-2020M3F3A2A02082445"]}]},{"name":"This research is partially funded by the Semiconductor Research Corporation","award":["2929"],"award-info":[{"award-number":["2929"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,3,22]]},"DOI":"10.1145\/3439706.3447049","type":"proceedings-article","created":{"date-parts":[[2021,3,12]],"date-time":"2021-03-12T05:11:12Z","timestamp":1615525872000},"page":"39-46","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Snap-3D: A Constrained Placement-Driven Physical Design Methodology for Face-to-Face-Bonded 3D ICs"],"prefix":"10.1145","author":[{"given":"Pruek","family":"Vanna-Iampikul","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chengjia","family":"Shao","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi-Chen","family":"Lu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sai","family":"Pentapati","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,3,21]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"Hot Chips Symposium","author":"Lakefield Khushu","year":"2019","unstructured":"Khushu et al. Lakefield : Hybrid cores in 3D package . In Hot Chips Symposium , pages 1 -- 20 , 2019 . Khushu et al. Lakefield: Hybrid cores in 3D package. In Hot Chips Symposium, pages 1--20, 2019."},{"key":"e_1_3_2_1_2_1","article-title":"Shrunk-2-D: A Physical Design Methodology to Build Commercial- Quality Monolithic 3-D ICs","author":"S. Panth","year":"2017","unstructured":"S. Panth et al. Shrunk-2-D: A Physical Design Methodology to Build Commercial- Quality Monolithic 3-D ICs . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2017 . S. Panth et al. Shrunk-2-D: A Physical Design Methodology to Build Commercial- Quality Monolithic 3-D ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2952542"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"International Conference on Computer-Aided Design","author":"Kyungwook","year":"2016","unstructured":"Kyungwook Chang et al. Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools . International Conference on Computer-Aided Design , pages 1 -- 8 , 2016 . Kyungwook Chang et al. Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools. International Conference on Computer-Aided Design, pages 1--8, 2016."},{"key":"e_1_3_2_1_5_1","volume-title":"ISPD","author":"Jingwei","year":"2016","unstructured":"Jingwei Lu et al. ePlace-3D . ISPD , 2016 . Jingwei Lu et al. ePlace-3D. ISPD, 2016."},{"issue":"5","key":"e_1_3_2_1_6_1","first-page":"862","article-title":"Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout","volume":"21","author":"Kim D. H.","year":"2013","unstructured":"D. H. Kim Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout . TVLSI , 21 ( 5 ): 862 -- 874 , 2013 . D. H. Kim et al. Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout. TVLSI, 21(5):862--874, 2013.","journal-title":"TVLSI"},{"key":"e_1_3_2_1_7_1","first-page":"361","volume-title":"ASPDAC","author":"Cong J.","year":"2009","unstructured":"J. Cong and G. Luo . A multilevel analytical placement for 3D ICs . In ASPDAC , pages 361 -- 366 , 2009 . J. Cong and G. Luo. A multilevel analytical placement for 3D ICs. In ASPDAC, pages 361--366, 2009."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024875"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872361"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"}],"event":{"name":"ISPD '21: International Symposium on Physical Design","location":"Virtual Event USA","acronym":"ISPD '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGCHI ACM Special Interest Group on Computer-Human Interaction"]},"container-title":["Proceedings of the 2021 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3447049","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3439706.3447049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:52Z","timestamp":1750197712000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439706.3447049"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,21]]},"references-count":10,"alternative-id":["10.1145\/3439706.3447049","10.1145\/3439706"],"URL":"https:\/\/doi.org\/10.1145\/3439706.3447049","relation":{},"subject":[],"published":{"date-parts":[[2021,3,21]]},"assertion":[{"value":"2021-03-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}