{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T23:15:17Z","timestamp":1776122117684,"version":"3.50.1"},"reference-count":67,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2021,2,9]],"date-time":"2021-02-09T00:00:00Z","timestamp":1612828800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2021,6,30]]},"abstract":"<jats:p>Data-dependent memory accesses (DDAs) pose an important challenge for high-performance graph analytics (GA). This is because such memory accesses do not exhibit enough temporal and spatial locality resulting in low cache performance. Prior efforts that focused on improving the performance of DDAs for GA are not applicable across various GA frameworks. This is because (1) they only focus on one particular graph representation, and (2) they require workload changes to communicate specific information to the hardware for their effective operation.<\/jats:p>\n          <jats:p>In this work, we propose a hardware-only solution to improving the performance of DDAs for GA across multiple GA frameworks. We present a hardware prefetcher for GA called Gretch, that addresses the above limitations. An important observation we make is that identifying certain DDAs\u00a0without hardware-software communication is sensitive to the instruction scheduling. A key contribution of this work is a hardware mechanism that activates Gretch\u00a0to identify DDAs\u00a0when using either in-order or out-of-order instruction scheduling. Our evaluation shows that Gretch provides an average speedup of 38% over no prefetching, 25% over conventional stride prefetcher, and outperforms prior DDAs\u00a0prefetchers by 22% with only 1% increase in power consumption when executed on different GA workloads and frameworks.<\/jats:p>","DOI":"10.1145\/3439803","type":"journal-article","created":{"date-parts":[[2021,2,10]],"date-time":"2021-02-10T14:29:54Z","timestamp":1612967394000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Gretch"],"prefix":"10.1145","volume":"18","author":[{"given":"Anirudh Mohan","family":"Kaushik","sequence":"first","affiliation":[{"name":"University of Waterloo, Ontario, Canada"}]},{"given":"Gennady","family":"Pekhimenko","sequence":"additional","affiliation":[{"name":"University of Toronto, Ontario, Canada"}]},{"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[{"name":"University of Waterloo, Waterloo, Canada"}]}],"member":"320","published-online":{"date-parts":[[2021,2,9]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Neo4j [n.d.]. Neo4j graph database. Retrieved from http:\/\/neo4j.com\/.  Neo4j [n.d.]. Neo4j graph database. Retrieved from http:\/\/neo4j.com\/."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC\u201915)","author":"Ahmad M.","unstructured":"M. Ahmad , F. Hijaz , Q. Shi , and O. Khan . 2015. CRONO: A benchmark suite for multithreaded graph algorithms executing on futuristic multicores . In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC\u201915) . IEEE, 44--55. M. Ahmad, F. Hijaz, Q. Shi, and O. Khan. 2015. CRONO: A benchmark suite for multithreaded graph algorithms executing on futuristic multicores. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC\u201915). IEEE, 44--55."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the International Conference on Supercomputing (ICS\u201916)","author":"Ainsworth Sam","unstructured":"Sam Ainsworth and Timothy M. Jones . 2016. Graph prefetching using data structure knowledge . In Proceedings of the International Conference on Supercomputing (ICS\u201916) . ACM, 1--11. Sam Ainsworth and Timothy M. Jones. 2016. Graph prefetching using data structure knowledge. In Proceedings of the International Conference on Supercomputing (ICS\u201916). ACM, 1--11."},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Code Generation and Optimization (CGO\u201917)","author":"Ainsworth S.","unstructured":"S. Ainsworth and T. M. Jones . 2017. Software prefetching for indirect memory accesses . In Proceedings of the IEEE\/ACM International Symposium on Code Generation and Optimization (CGO\u201917) . IEEE\/ACM, 305--217. S. Ainsworth and T. M. Jones. 2017. Software prefetching for indirect memory accesses. In Proceedings of the IEEE\/ACM International Symposium on Code Generation and Optimization (CGO\u201917). IEEE\/ACM, 305--217."},{"key":"e_1_2_1_6_1","volume-title":"InProceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201918)","author":"Ainsworth Sam","unstructured":"Sam Ainsworth and Timothy M. Jones . 2018. An event-triggered programmable prefetcher for irregular workloads . InProceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201918) . ACM, 578--592. Sam Ainsworth and Timothy M. Jones. 2018. An event-triggered programmable prefetcher for irregular workloads. InProceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201918). ACM, 578--592."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PMBS49563.2019.00012"},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"L. M. AlBarakat P. V. Gratz and D. A. Jimenez. 2018. MTB-fetch: Multithreading aware hardware prefetching for chip multiprocessors. IEEE Comput. Architect. Lett. (2018) 175--178.  L. M. AlBarakat P. V. Gratz and D. A. Jimenez. 2018. MTB-fetch: Multithreading aware hardware prefetching for chip multiprocessors. IEEE Comput. Architect. Lett. (2018) 175--178.","DOI":"10.1109\/LCA.2018.2847345"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS\u201916)","author":"Anderson M. J.","unstructured":"M. J. Anderson , N. Sundaram , N. Satish , M. M. A. Patwary , T. L. Willke , and P. Dubey . 2016. GraphPad: Optimized graph primitives for parallel and distributed platforms . In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS\u201916) . IEEE, 313--322. M. J. Anderson, N. Sundaram, N. Satish, M. M. A. Patwary, T. L. Willke, and P. Dubey. 2016. GraphPad: Optimized graph primitives for parallel and distributed platforms. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS\u201916). IEEE, 313--322."},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)","author":"Bakhshalipour M.","unstructured":"M. Bakhshalipour , P. Lotfi-Kamran , and H. Sarbazi-Azad . 2018. Domino temporal data prefetcher . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918) . IEEE, 131--142. M. Bakhshalipour, P. Lotfi-Kamran, and H. Sarbazi-Azad. 2018. Domino temporal data prefetcher. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918). IEEE, 131--142."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC\u201918)","author":"Balaji V.","unstructured":"V. Balaji and B. Lucia . 2018. When is graph reordering an optimization? Studying the effect of lightweight graph reordering across applications and input graphs . In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC\u201918) . IEEE, 203--214. V. Balaji and B. Lucia. 2018. When is graph reordering an optimization? Studying the effect of lightweight graph reordering across applications and input graphs. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC\u201918). IEEE, 203--214."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00051"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389013"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.12"},{"key":"e_1_2_1_15_1","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP benchmark suite. Retrieved from https:\/\/arXiv:1508.03619.  Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP benchmark suite. Retrieved from https:\/\/arXiv:1508.03619."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2513591.2527070"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322869"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IC2E.2013.25"},{"key":"e_1_2_1_20_1","volume-title":"Yi","author":"Cavus Mustafa","year":"2020","unstructured":"Mustafa Cavus , Resit Sendag , and Joshua J . Yi . 2020 . Informed prefetching for indirect memory accesses. ACM Trans. Architect. Code Optimiz . (2020), 1--29. Mustafa Cavus, Resit Sendag, and Joshua J. Yi. 2020. Informed prefetching for indirect memory accesses. ACM Trans. Architect. Code Optimiz. (2020), 1--29."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605427"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1864708.1864770"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA\u201909)","author":"Ebrahimi Eiman","unstructured":"Eiman Ebrahimi , Onur Mutlu , and Yale N. Patt . 2009. Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems . In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA\u201909) . IEEE, 7--17. Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt. 2009. Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA\u201909). IEEE, 7--17."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the IEEE Conference on High Performance Extreme Computing. IEEE, 1--5.","author":"Ediger D.","unstructured":"D. Ediger , R. McColl , J. Riedy , and D. A. Bader . 2012. STINGER: High-performance data structure for streaming graphs . In Proceedings of the IEEE Conference on High Performance Extreme Computing. IEEE, 1--5. D. Ediger, R. McColl, J. Riedy, and D. A. Bader. 2012. STINGER: High-performance data structure for streaming graphs. In Proceedings of the IEEE Conference on High Performance Extreme Computing. IEEE, 1--5."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2016.66"},{"key":"e_1_2_1_27_1","unstructured":"Facebook. 2013. Introducing Graph Search Beta. Retrieved from https:\/\/newsroom.fb.com\/news\/2013\/01\/introducing-graph-search-beta\/.  Facebook. 2013. Introducing Graph Search Beta. Retrieved from https:\/\/newsroom.fb.com\/news\/2013\/01\/introducing-graph-search-beta\/."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"e_1_2_1_30_1","volume-title":"Intel 64 and IA-32 architectures optimization reference manual (Section 12.1. 1)","year":"2014","unstructured":"Intel. 2016. Intel 64 and IA-32 architectures optimization reference manual (Section 12.1. 1) , 2014 . Retrieved from http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf. Intel. 2016. Intel 64 and IA-32 architectures optimization reference manual (Section 12.1. 1), 2014. Retrieved from http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540730"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT\u201912)","author":"Jim\u00e9nez Victor","unstructured":"Victor Jim\u00e9nez , Roberto Gioiosa , Francisco J. Cazorla , Alper Buyuktosunoglu , Pradip Bose , and Francis P . O\u2019Connell. 2012. Making data prefetch smarter: Adaptive prefetching on POWER7 . In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT\u201912) . ACM, 137--146. Victor Jim\u00e9nez, Roberto Gioiosa, Francisco J. Cazorla, Alper Buyuktosunoglu, Pradip Bose, and Francis P. O\u2019Connell. 2012. Making data prefetch smarter: Adaptive prefetching on POWER7. In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT\u201912). ACM, 137--146."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325162"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA\u201900)","author":"Karlsson Magnus","year":"2000","unstructured":"Magnus Karlsson , Fredrik Dahlgren , and Per Stenstrom . 2000 . A prefetching technique for irregular accesses to linked data structures . In Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA\u201900) . IEEE, 206--217. Magnus Karlsson, Fredrik Dahlgren, and Per Stenstrom. 2000. A prefetching technique for irregular accesses to linked data structures. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA\u201900). IEEE, 206--217."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195711"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3093336.3037701"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI\u201907)","author":"Kulkarni Milind","unstructured":"Milind Kulkarni , Keshav Pingali , Bruce Walter , Ganesh Ramanarayanan , Kavita Bala , and L. Paul Chew . 2007. Optimistic parallelism requires abstractions . In Proceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI\u201907) . ACM, 211--222. Milind Kulkarni, Keshav Pingali, Bruce Walter, Ganesh Ramanarayanan, Kavita Bala, and L. Paul Chew. 2007. Optimistic parallelism requires abstractions. In Proceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI\u201907). ACM, 211--222."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772751"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901919"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2898361"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201909)","author":"Li Sheng","unstructured":"Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , and Norman P. Jouppi . 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures . In Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201909) . ACM, 469--480. Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201909). ACM, 469--480."},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201911)","author":"Li Sheng","unstructured":"Sheng Li , Ke Chen , Jung Ho Ahn , Jay B. Brockman , and Norman P. Jouppi . 2011. CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201911) . IEEE, 694--701. Sheng Li, Ke Chen, Jung Ho Ahn, Jay B. Brockman, and Norman P. Jouppi. 2011. CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201911). IEEE, 694--701."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MIC.2003.1167344"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626407002843"},{"key":"e_1_2_1_46_1","volume-title":"TAP: Reducing the energy of asymmetric hybrid last-level cache via thrashing aware placement and migration","author":"Luo J.","year":"2019","unstructured":"J. Luo , H. Cheng , I. Lin , and D. Chang . 2019 . TAP: Reducing the energy of asymmetric hybrid last-level cache via thrashing aware placement and migration . IEEE Trans. Comput . (2019), 1704--1719. J. Luo, H. Cheng, I. Lin, and D. Chang. 2019. TAP: Reducing the energy of asymmetric hybrid last-level cache via thrashing aware placement and migration. IEEE Trans. Comput. (2019), 1704--1719."},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the International Conference on Computer Design (ICCD\u201919)","author":"Yaghini P. M.","unstructured":"P. M. Yaghini , G. Michelogiannakis , and P. V. Gratz . 2019. SpecLock: Speculative lock forwarding . In Proceedings of the International Conference on Computer Design (ICCD\u201919) . IEEE, 273--282. P. M. Yaghini, G. Michelogiannakis, and P. V. Gratz. 2019. SpecLock: Speculative lock forwarding. In Proceedings of the International Conference on Computer Design (ICCD\u201919). IEEE, 273--282."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1007\/11856214_7"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the International Conference on High Performance Computing (HiPC\u201917)","author":"Michelogiannakis G.","unstructured":"G. Michelogiannakis and J. Shalf . 2017. Last level collective hardware prefetching for data-parallel applications . In Proceedings of the International Conference on High Performance Computing (HiPC\u201917) . IEEE, 72--83. G. Michelogiannakis and J. Shalf. 2017. Last level collective hardware prefetching for data-parallel applications. In Proceedings of the International Conference on High Performance Computing (HiPC\u201917). IEEE, 72--83."},{"key":"e_1_2_1_51_1","volume-title":"Graph-based Natural Language Processing and Information Retrieval","author":"Mihalcea Rada","unstructured":"Rada Mihalcea and Dragomir Radev . 2011. Graph-based Natural Language Processing and Information Retrieval . Cambridge University Press . Rada Mihalcea and Dragomir Radev. 2011. Graph-based Natural Language Processing and Information Retrieval. Cambridge University Press."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/143371.143488"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00010"},{"key":"e_1_2_1_54_1","volume-title":"Ang","author":"Murphy Richard C.","year":"2010","unstructured":"Richard C. Murphy , Kyle B. Wheeler , Brian W. Barrett , and James A . Ang . 2010 . Introducing the graph 500. Cray Users Group (CUG) . Richard C. Murphy, Kyle B. Wheeler, Brian W. Barrett, and James A. Ang. 2010. Introducing the graph 500. Cray Users Group (CUG)."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"e_1_2_1_56_1","volume-title":"Proceedings of the10th International Symposium on High Performance Computer Architecture (HPCA\u201904)","author":"Kyle","unstructured":"Kyle J. Nesbit and James E. Smith. 2004. Data cache prefetching using a global history buffer . In Proceedings of the10th International Symposium on High Performance Computer Architecture (HPCA\u201904) . IEEE, 96--96. Kyle J. Nesbit and James E. Smith. 2004. Data cache prefetching using a global history buffer. In Proceedings of the10th International Symposium on High Performance Computer Architecture (HPCA\u201904). IEEE, 96--96."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001155"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749473"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"e_1_2_1_60_1","unstructured":"S. Ravi. 2016. Graph-powered Machine Learning at Google.  S. Ravi. 2016. Graph-powered Machine Learning at Google."},{"key":"e_1_2_1_61_1","volume-title":"Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201998)","author":"Roth Amir","unstructured":"Amir Roth , Andreas Moshovos , and Gurindar S. Sohi . 1998. Dependence based prefetching for linked data structures . In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201998) . 115--126. Amir Roth, Andreas Moshovos, and Gurindar S. Sohi. 1998. Dependence based prefetching for linked data structures. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201998). 115--126."},{"key":"e_1_2_1_62_1","volume-title":"Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA\u201999)","author":"Roth A.","unstructured":"A. Roth and G. S. Sohi . 1999. Effective jump-pointer prefetching for linked data structures . In Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA\u201999) . ACM, 111--121. A. Roth and G. S. Sohi. 1999. Effective jump-pointer prefetching for linked data structures. In Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA\u201999). ACM, 111--121."},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"e_1_2_1_64_1","volume-title":"Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. ACM, 135--146","author":"Shun Julian","unstructured":"Julian Shun and Guy E. Blelloch . 2013. Ligra: A lightweight graph processing framework for shared memory . In Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. ACM, 135--146 . Julian Shun and Guy E. Blelloch. 2013. Ligra: A lightweight graph processing framework for shared memory. In Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. ACM, 135--146."},{"key":"e_1_2_1_65_1","volume-title":"Proceedings of the 19th National Information Systems Security Conference","volume":"1","author":"Staniford-Chen Stuart","year":"1996","unstructured":"Stuart Staniford-Chen , Steven Cheung , Richard Crawford , Mark Dilger , Jeremy Frank , James Hoagland , Karl Levitt , Christopher Wee , Raymond Yip , and Dan Zerkle . 1996 . GrIDS-a graph based intrusion detection system for large networks . In Proceedings of the 19th National Information Systems Security Conference , Vol. 1 . 361--370. Stuart Staniford-Chen, Steven Cheung, Richard Crawford, Mark Dilger, Jeremy Frank, James Hoagland, Karl Levitt, Christopher Wee, Raymond Yip, and Dan Zerkle. 1996. GrIDS-a graph based intrusion detection system for large networks. In Proceedings of the 19th National Information Systems Security Conference, Vol. 1. 361--370."},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173197"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439803","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3439803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:52Z","timestamp":1750197712000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439803"}},"subtitle":["A Hardware Prefetcher for Graph Analytics"],"short-title":[],"issued":{"date-parts":[[2021,2,9]]},"references-count":67,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,6,30]]}},"alternative-id":["10.1145\/3439803"],"URL":"https:\/\/doi.org\/10.1145\/3439803","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2,9]]},"assertion":[{"value":"2020-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-02-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}