{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:56Z","timestamp":1750220636038,"version":"3.41.0"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:00:00Z","timestamp":1620691200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2021,7,31]]},"abstract":"<jats:p>Covert Hardware Trojan Horses (HTH) introduced by malicious attackers during the fabless manufacturing process of integrated circuits (IC) have the potential to cause malignant functions within the circuit. This article employs a Design-for-Security technique to detect any HTHs present in the circuit by inserting tri-state buffers (TSB) in the ICs that inject the internal nets with weighted logic values during the test phase. This increases the transitions in the logic values of the nets within the IC, thereby stimulating any inserted HTH circuits. The TSBs are efficiently inserted in the IC considering various circuit parameters and testability measures to bolster the transitions in logic values of the nets throughout the IC while minimising the area overhead. Simulation results show a significant increase in transitions in logic values within HTH triggers using this method, thus aiding in their detection through side-channel analysis or direct activation of the payload.<\/jats:p>","DOI":"10.1145\/3439951","type":"journal-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T13:59:37Z","timestamp":1620741577000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Hardware Trojan Horse Detection through Improved Switching of Dormant Nets"],"prefix":"10.1145","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4848-5524","authenticated-orcid":false,"given":"Tapobrata","family":"Dhar","sequence":"first","affiliation":[{"name":"Indian Institute of Engineering Science and Technology, Shibpur., Howrah, West Bengal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Surajit Kumar","family":"Roy","sequence":"additional","affiliation":[{"name":"Indian Institute of Engineering Science and Technology, Shibpur., Howrah, West Bengal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chandan","family":"Giri","sequence":"additional","affiliation":[{"name":"Indian Institute of Engineering Science and Technology, Shibpur., Howrah, West Bengal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,5,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2010.2061228"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559047"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.22"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488495"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"e_1_2_1_6_1","volume-title":"MERO: A Statistical Approach for Hardware Trojan Detection","author":"Chakraborty Rajat Subhra","year":"2009","unstructured":"Rajat Subhra Chakraborty , Francis Wolff , Somnath Paul , Christos Papachristou , and Swarup Bhunia . 2009 . MERO: A Statistical Approach for Hardware Trojan Detection . Springer ,, 396\u2013410. DOI:https:\/\/doi.org\/10.1007\/978-3-642-04138-9_28 10.1007\/978-3-642-04138-9_28 Rajat Subhra Chakraborty, Francis Wolff, Somnath Paul, Christos Papachristou, and Swarup Bhunia. 2009. MERO: A Statistical Approach for Hardware Trojan Detection. Springer,, 396\u2013410. DOI:https:\/\/doi.org\/10.1007\/978-3-642-04138-9_28"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID\u201918)","author":"Cruz J.","year":"2018","unstructured":"J. Cruz , F. Farahmandi , A. Ahmed , and P. Mishra . 2018. Hardware trojan detection using atpg and model checking . In Proceedings of the 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID\u201918) . 91\u201396. DOI:https:\/\/doi.org\/10.1109\/VLSID. 2018 .43 10.1109\/VLSID.2018.43 J. Cruz, F. Farahmandi, A. Ahmed, and P. Mishra. 2018. Hardware trojan detection using atpg and model checking. In Proceedings of the 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID\u201918). 91\u201396. DOI:https:\/\/doi.org\/10.1109\/VLSID.2018.43"},{"volume-title":"Proceedings of the 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID\u201919)","author":"Dhar T.","key":"e_1_2_1_8_1","unstructured":"T. Dhar , S. K. Roy , and C. Giri . 2019. Hardware trojan detection by stimulating transitions in rare nets . In Proceedings of the 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID\u201919) . 537\u2013538. T. Dhar, S. K. Roy, and C. Giri. 2019. Hardware trojan detection by stimulating transitions in rare nets. In Proceedings of the 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID\u201919). 537\u2013538."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1881511.1881527"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/800139.804528"},{"key":"e_1_2_1_11_1","unstructured":"M. Tehranipoor H. Salmani. [n.d.]. Trust-Hub. Retrieved October 6 2020 from https:\/\/trust-hub.org\/home.  M. Tehranipoor H. Salmani. [n.d.]. Trust-Hub. Retrieved October 6 2020 from https:\/\/trust-hub.org\/home."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2654352"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978396"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/3201607.3201769"},{"key":"e_1_2_1_15_1","volume-title":"Hardware Trojan: Malware Detection Using Reverse Engineering and SVM. 530\u2013539. DOI:https:\/\/doi.org\/10.1007\/978-3-319-76348-4_51","author":"Jain Girishma","year":"2018","unstructured":"Girishma Jain , Sandeep Raghuwanshi , and Gagan Vishwakarma . 2018 . Hardware Trojan: Malware Detection Using Reverse Engineering and SVM. 530\u2013539. DOI:https:\/\/doi.org\/10.1007\/978-3-319-76348-4_51 10.1007\/978-3-319-76348-4_51 Girishma Jain, Sandeep Raghuwanshi, and Gagan Vishwakarma. 2018. Hardware Trojan: Malware Detection Using Reverse Engineering and SVM. 530\u2013539. DOI:https:\/\/doi.org\/10.1007\/978-3-319-76348-4_51"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2013.50"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.200"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5631-z"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5631-z"},{"volume-title":"Detecting Hardware Trojans Using Delay Analysis","author":"Plusquellic Jim","key":"e_1_2_1_21_1","unstructured":"Jim Plusquellic and Fareena Saqib . 2018. Detecting Hardware Trojans Using Delay Analysis . Springer International Publishing , Cham , 219\u2013267. DOI:https:\/\/doi.org\/10.1007\/978-3-319-68511-3_10 10.1007\/978-3-319-68511-3_10 Jim Plusquellic and Fareena Saqib. 2018. Detecting Hardware Trojans Using Delay Analysis. Springer International Publishing, Cham, 219\u2013267. DOI:https:\/\/doi.org\/10.1007\/978-3-319-68511-3_10"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_29"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2613842"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2889663"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714240"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559039"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342417"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2460551"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439951","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3439951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:53Z","timestamp":1750197713000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3439951"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,11]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,7,31]]}},"alternative-id":["10.1145\/3439951"],"URL":"https:\/\/doi.org\/10.1145\/3439951","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2021,5,11]]},"assertion":[{"value":"2020-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-05-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}