{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:54Z","timestamp":1750220694349,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","award":["ANR-17-CE24-0018"],"award-info":[{"award-number":["ANR-17-CE24-0018"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3441110.3441573","type":"proceedings-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T00:35:26Z","timestamp":1612226126000},"page":"68-76","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["On Cache Limits for Dataflow Applications and Related Efficient Memory Management Strategies"],"prefix":"10.1145","author":[{"given":"Alemeh","family":"Ghasemi","sequence":"first","affiliation":[{"name":"Universit\u00e9 de Bretagne-Sud, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodrigo","family":"Cataldo","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de Bretagne-Sud, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Philippe","family":"Diguet","sequence":"additional","affiliation":[{"name":"CNRS and Universit\u00e9 de Bretagne-Sud, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin J. M.","family":"Martin","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de Bretagne-Sud, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,2]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"T. Carlson W. Heirman and L. Eeckhout. 2011. Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In SC (2011). ACM Press Seattle 1-12. https:\/\/doi.org\/10.1145\/2063384.2063454 10.1145\/2063384.2063454","key":"#cr-split#-e_1_3_2_1_1_1.1","DOI":"10.1145\/2063384.2063454"},{"doi-asserted-by":"crossref","unstructured":"T. Carlson W. Heirman and L. Eeckhout. 2011. Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In SC (2011). ACM Press Seattle 1-12. https:\/\/doi.org\/10.1145\/2063384.2063454","key":"#cr-split#-e_1_3_2_1_1_1.2","DOI":"10.1145\/2063384.2063454"},{"unstructured":"Karol Desnos. 2020. Advanced Memory Footprint Reduction. https:\/\/preesm.github.io\/tutos\/advancedmemory\/.  Karol Desnos. 2020. Advanced Memory Footprint Reduction. https:\/\/preesm.github.io\/tutos\/advancedmemory\/.","key":"e_1_3_2_1_3_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1007\/s11265-014-0952-6"},{"doi-asserted-by":"crossref","unstructured":"L. Domagala D. van Amstel and F. Rastello. 2016. Generalized Cache Tiling for Dataflow Programs. In SIGPLAN\/SIGBED (2016) (LCTES 2016). ACM New York 52-61. https:\/\/doi.org\/10.1145\/2907950.2907960 10.1145\/2907950.2907960","key":"#cr-split#-e_1_3_2_1_5_1.1","DOI":"10.1145\/2980930.2907960"},{"doi-asserted-by":"crossref","unstructured":"L. Domagala D. van Amstel and F. Rastello. 2016. Generalized Cache Tiling for Dataflow Programs. In SIGPLAN\/SIGBED (2016) (LCTES 2016). ACM New York 52-61. https:\/\/doi.org\/10.1145\/2907950.2907960","key":"#cr-split#-e_1_3_2_1_5_1.2","DOI":"10.1145\/2980930.2907960"},{"doi-asserted-by":"crossref","unstructured":"V. Garc\u00eda J. Gomez-Luna T. Grass A. Rico E. Ayguade and A. Pena. 2016. Evaluating the effect of last-level cache sharing on integrated GPU-CPU systems with heterogeneous applications. In IISWC (2016-09). IEEE New York 1-10. https:\/\/doi.org\/10.1109\/IISWC.2016.7581277 10.1109\/IISWC.2016.7581277","key":"#cr-split#-e_1_3_2_1_6_1.1","DOI":"10.1109\/IISWC.2016.7581277"},{"doi-asserted-by":"crossref","unstructured":"V. Garc\u00eda J. Gomez-Luna T. Grass A. Rico E. Ayguade and A. Pena. 2016. Evaluating the effect of last-level cache sharing on integrated GPU-CPU systems with heterogeneous applications. In IISWC (2016-09). IEEE New York 1-10. https:\/\/doi.org\/10.1109\/IISWC.2016.7581277","key":"#cr-split#-e_1_3_2_1_6_1.2","DOI":"10.1109\/IISWC.2016.7581277"},{"key":"e_1_3_2_1_7_1","first-page":"1","article-title":"Literature Survey on Stereo Vision Disparity Map Algorithms","volume":"16","author":"Hamzah R.","year":"2015","unstructured":"R. Hamzah and H. Ibrahim . 2015 . Literature Survey on Stereo Vision Disparity Map Algorithms . Journal of Sensors 16 , 1 (Dec 2015), 1\u201323. https:\/\/doi.org\/10.1155\/2016\/8742920 10.1155\/2016 R. Hamzah and H. Ibrahim. 2015. Literature Survey on Stereo Vision Disparity Map Algorithms. Journal of Sensors 16, 1 (Dec 2015), 1\u201323. https:\/\/doi.org\/10.1155\/2016\/8742920","journal-title":"Journal of Sensors"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/3282307"},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"IEEE Standard for Information Technology\u2013Portable Operating System Interface (POSIX(R)) Base Specifications, Issue 7","volume":"1003","author":"IEEE.","year":"2020","unstructured":"IEEE. 2020 . IEEE Standard for Information Technology\u2013Portable Operating System Interface (POSIX(R)) Base Specifications, Issue 7 . IEEE Std 1003 . 1 - 2017 1, 1 (Jan 2020), 1\u20133951. https:\/\/doi.org\/10.1109\/IEEESTD.2018.8277153 10.1109\/IEEESTD.2018.8277153 IEEE. 2020. IEEE Standard for Information Technology\u2013Portable Operating System Interface (POSIX(R)) Base Specifications, Issue 7. IEEE Std 1003.1-2017 1, 1 (Jan 2020), 1\u20133951. https:\/\/doi.org\/10.1109\/IEEESTD.2018.8277153","journal-title":"IEEE Std"},{"volume-title":"Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual Combined Volumes","author":"Intel Corporation","unstructured":"Intel Corporation . 2020. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual Combined Volumes . Intel Corporation . Intel Corporation. 2020. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual Combined Volumes. Intel Corporation.","key":"e_1_3_2_1_10_1"},{"unstructured":"Q.-T. Le J. Stern and S. Brenner. 2020. Fast memcpy with SPDK and Intel\u00ae I\/OAT DMA Engine. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/fast-memcpy-using-spdk-and-ioat-dma-engine.html.  Q.-T. Le J. Stern and S. Brenner. 2020. Fast memcpy with SPDK and Intel\u00ae I\/OAT DMA Engine. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/fast-memcpy-using-spdk-and-ioat-dma-engine.html.","key":"e_1_3_2_1_11_1"},{"unstructured":"Linux Kernel. 2020. perf: Linux profiling with performance counters. https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page.  Linux Kernel. 2020. perf: Linux profiling with performance counters. https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page.","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"crossref","unstructured":"A. Maghazeh S. Chattopadhyay P. Eles and Z. Peng. 2019. Cache-Aware Kernel Tiling: An Approach for System-Level Performance Optimization of GPU-Based Applications. In DATE (2019-03). IEEE Florence 570-575. https:\/\/doi.org\/10.23919\/DATE.2019.8714861 10.23919\/DATE.2019.8714861","key":"#cr-split#-e_1_3_2_1_13_1.1","DOI":"10.23919\/DATE.2019.8714861"},{"doi-asserted-by":"crossref","unstructured":"A. Maghazeh S. Chattopadhyay P. Eles and Z. Peng. 2019. Cache-Aware Kernel Tiling: An Approach for System-Level Performance Optimization of GPU-Based Applications. In DATE (2019-03). IEEE Florence 570-575. https:\/\/doi.org\/10.23919\/DATE.2019.8714861","key":"#cr-split#-e_1_3_2_1_13_1.2","DOI":"10.23919\/DATE.2019.8714861"},{"unstructured":"D. Patterson and J. Hennessy. 2013. Computer Organization and Design Fifth Edition: The Hardware\/Software Interface (5th ed.). Morgan Kaufmann Publishers Inc. San Francisco. 1\u2013800 pages.  D. Patterson and J. Hennessy. 2013. Computer Organization and Design Fifth Edition: The Hardware\/Software Interface (5th ed.). Morgan Kaufmann Publishers Inc. San Francisco. 1\u2013800 pages.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","volume-title":"PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming","author":"Pelcat M.","year":"2014","unstructured":"M. Pelcat , K. Desnos , J. Heulot , C. Guy , J. Nezan , and S. Aridhi . 2014 . PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming . In EDERC. IEEE , Milano , 36\u201340. https:\/\/doi.org\/10.1109\/EDERC.2014.6924354 10.1109\/EDERC.2014.6924354 M. Pelcat, K. Desnos, J. Heulot, C. Guy, J. Nezan, and S. Aridhi. 2014. PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming. In EDERC. IEEE, Milano, 36\u201340. https:\/\/doi.org\/10.1109\/EDERC.2014.6924354"},{"unstructured":"preesm-apps. 2020. Repository for PREESM applications.https:\/\/github.com\/preesm\/preesm-apps.  preesm-apps. 2020. Repository for PREESM applications.https:\/\/github.com\/preesm\/preesm-apps.","key":"e_1_3_2_1_16_1"},{"doi-asserted-by":"crossref","unstructured":"N. Slingerland and A. Smith. 2001. Cache Performance for Multimedia Applications. In ICS (2001) (ICS '01). ACM New York 204-217. https:\/\/doi.org\/10.1145\/377792.377833 10.1145\/377792.377833","key":"#cr-split#-e_1_3_2_1_17_1.1","DOI":"10.1145\/377792.377833"},{"doi-asserted-by":"crossref","unstructured":"N. Slingerland and A. Smith. 2001. Cache Performance for Multimedia Applications. In ICS (2001) (ICS '01). ACM New York 204-217. https:\/\/doi.org\/10.1145\/377792.377833","key":"#cr-split#-e_1_3_2_1_17_1.2","DOI":"10.1145\/377792.377833"}],"event":{"acronym":"DASIP '21","name":"DASIP '21: Workshop on Design and Architectures for Signal and Image Processing (14th edition) - in conjunction with HiPEAC 2021","location":"Budapest Hungary"},"container-title":["Workshop on Design and Architectures for Signal and Image Processing (14th edition)"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3441110.3441573","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3441110.3441573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:44Z","timestamp":1750199564000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3441110.3441573"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":21,"alternative-id":["10.1145\/3441110.3441573","10.1145\/3441110"],"URL":"https:\/\/doi.org\/10.1145\/3441110.3441573","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-02-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}