{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:37:27Z","timestamp":1781836647168,"version":"3.54.5"},"reference-count":107,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2021,3,9]],"date-time":"2021-03-09T00:00:00Z","timestamp":1615248000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF and USAF\/AFMC"},{"name":"National Science Foundation","award":["CNS-1755733"],"award-info":[{"award-number":["CNS-1755733"]}]},{"name":"United States Air Force\/Air Force Materiel Command","award":["AF-FA8650-19-1-1707"],"award-info":[{"award-number":["AF-FA8650-19-1-1707"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2021,7,31]]},"abstract":"<jats:p>\n            Due to the globalization of semiconductor manufacturing and test processes, the system-on-a-chip (SoC) designers no longer design the complete SoC and manufacture chips on their own. This outsourcing of the design and manufacturing of Integrated Circuits (ICs) has resulted in several threats, such as overproduction of ICs, sale of out-of-specification\/rejected ICs, and piracy of Intellectual Properties (IPs). Logic locking has emerged as a promising defense strategy against these threats. However, various attacks about the extraction of secret keys have undermined the security of logic locking techniques. Over the years, researchers have proposed different techniques to prevent existing attacks. In this article, we propose a novel attack that can break any logic locking techniques that rely on the stored secret key. This proposed\n            <jats:italic>TAAL<\/jats:italic>\n            attack is based on implanting a hardware Trojan in the netlist, which leaks the secret key to an adversary once activated. As an untrusted foundry can extract the netlist of a design from the layout\/mask information, it is feasible to implement such a hardware Trojan. All three proposed types of\n            <jats:italic>TAAL<\/jats:italic>\n            attacks can be used for extracting secret keys. We have introduced the models for both the combinational and sequential hardware Trojans that evade manufacturing tests. An adversary only needs to choose one hardware Trojan out of a large set of all possible Trojans to launch the\n            <jats:italic>TAAL<\/jats:italic>\n            attack.\n          <\/jats:p>","DOI":"10.1145\/3442379","type":"journal-article","created":{"date-parts":[[2021,3,9]],"date-time":"2021-03-09T12:03:16Z","timestamp":1615291396000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["TAAL"],"prefix":"10.1145","volume":"26","author":[{"given":"Ayush","family":"Jain","sequence":"first","affiliation":[{"name":"Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziqi","family":"Zhou","sequence":"additional","affiliation":[{"name":"Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[{"name":"Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,3,9]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"e_1_2_1_2_1","unstructured":"Age Yeh. 2012. Trends in the global IC design service market. DIGITIMES Research. https:\/\/www.digitimes.com\/news\/a20120313RS400.htmlchid&equals;2.  Age Yeh. 2012. Trends in the global IC design service market. DIGITIMES Research. https:\/\/www.digitimes.com\/news\/a20120313RS400.htmlchid&equals;2."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the USENIX Security Symposium. 291--306","author":"Alkabani Yousra","year":"2007"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the IEEE International Workshop on Hardware-oriented Security and Trust. 40--47","author":"Banga Mainak"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the International Conference on VLSI Design. 327--332","author":"Banga Mainak"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust. 18--23","author":"Banga Mainak"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"e_1_2_1_11_1","volume-title":"Hardware Security: A Hands-on Learning Approach. Morgan Kaufmann.","author":"Bhunia Swarup","year":"2018"},{"key":"e_1_2_1_12_1","volume-title":"The ISCAS\u201985 benchmark circuits and netlist format","author":"Bryan David","year":"1985"},{"key":"e_1_2_1_13_1","doi-asserted-by":"crossref","volume-title":"Essentials of Electronic Testing for Digital, Memory and Mixed-signal VLSI Circuits","author":"Bushnell Michael","DOI":"10.1007\/b117406"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687424"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116257"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694985"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the Annual Design Automation Conference. 1--5.","author":"Cocchi Ronald P."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653606"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805857"},{"key":"e_1_2_1_23_1","volume-title":"Area, Power, and Test Optimization.","author":"Ultra DC","year":"2019"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2893183"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the IEEE VLSI Test Symposium (VTS\u201917)","author":"Guin U."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714906"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2654352"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2727985"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383914"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the IEEE International Workshop on Hardware-oriented Security and Trust. 76--80","author":"Huang Jiawei","year":"2008"},{"key":"e_1_2_1_32_1","unstructured":"Intelligence Advanced Research Projects Activity. 2011. Trusted Integrated Chips (TIC) Program. https:\/\/www.iarpa.gov\/index.php\/research-programs\/tic.  Intelligence Advanced Research Projects Activity. 2011. Trusted Integrated Chips (TIC) Program. https:\/\/www.iarpa.gov\/index.php\/research-programs\/tic."},{"key":"e_1_2_1_33_1","first-page":"195","article-title":"Split manufacturing method for advanced semiconductor circuits","volume":"7","author":"Jarvis Richard Wayne","year":"2007","journal-title":"U.S. Patent"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the International Symposium on Hardware Oriented Security and Trust (HOST\u201908)","author":"Jin Y."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.21"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059112"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2900914"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378568"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the Latin-American Test Symposium (LATS). 1--6.","author":"Lee Yu-Wei"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059101"},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the IEEE International Workshop on Hardware-oriented Security and Trust. 8--14","author":"Li Jie","year":"2008"},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE\u201914)","author":"Liu Bao","year":"2014"},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the Design Automation Conference.","author":"Liu Yu","year":"2014"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342386"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2748018"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740836"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140242"},{"key":"e_1_2_1_50_1","unstructured":"Synopsys 32\/28 nm Generic Library for Teaching IC Design. Retrieved from https:\/\/www.synopsys.com\/community\/universityprogram\/teaching-resources.html.  Synopsys 32\/28 nm Generic Library for Teaching IC Design. Retrieved from https:\/\/www.synopsys.com\/community\/universityprogram\/teaching-resources.html."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2354293"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"e_1_2_1_53_1","volume-title":"Intellectual Property Protection in VLSI Designs: Theory and Practice","author":"Qu Gang"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559037"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300258"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2014.17"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783766"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485591"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2014.6850660"},{"key":"e_1_2_1_63_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. 1069--1074","author":"Roy Jarrod A."},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"e_1_2_1_65_1","volume-title":"Proceedings of the International Symposium on VLSI (ISVLSI\u201918)","author":"Sengupta Anirban"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"e_1_2_1_67_1","volume-title":"Proceedings of the International Symposium for Testing and Failure Analysis (ISTFA\u201918)","author":"Shen Haoting","year":"2018"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"e_1_2_1_69_1","volume-title":"Tehranipoor","author":"Shi Qihang","year":"2017"},{"key":"e_1_2_1_70_1","volume-title":"Proceedings of the IEEE European Test Symposium.","author":"Sinanoglu O."},{"key":"e_1_2_1_71_1","volume-title":"Functional analysis attacks on logic locking. arXiv preprint arXiv:1811.12088","author":"Sirone Deepak","year":"2018"},{"key":"e_1_2_1_72_1","volume-title":"Proceedings of the IEEE Symposium on Security and Privacy. IEEE, 64--77","author":"Sturton Cynthia"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203848"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_2_1_75_1","unstructured":"Synopsys Inc. 2017. TetraMAX ATPG: Automatic Test Pattern Generation.  Synopsys Inc. 2017. TetraMAX ATPG: Automatic Test Pattern Generation."},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.369"},{"key":"e_1_2_1_78_1","doi-asserted-by":"crossref","volume-title":"Introduction to Hardware Security and Trust","author":"Tehranipoor Mohammad","DOI":"10.1007\/978-1-4419-8080-9"},{"key":"e_1_2_1_79_1","volume-title":"Counterfeit Integrated Circuits","author":"Tehranipoor Mark Mohammad"},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593123"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855561"},{"key":"e_1_2_1_83_1","volume-title":"Proceedings of the International Symposium for Testing and Failure Analysis. 256","author":"Vashistha Nidish","year":"2018"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2729398"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2901449"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081413"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8329993"},{"key":"e_1_2_1_89_1","volume-title":"Proceedings of the Design Automation Conference. 1--6.","author":"Wang Yujie"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2157341"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581564"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287698"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.10"},{"key":"e_1_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"e_1_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"e_1_2_1_100_1","volume-title":"Proceedings of the Great Lakes Symposium on VLSI. 351--356","author":"Yasin Muhammad"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2015.7396725"},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053049"},{"key":"e_1_2_1_103_1","volume-title":"The Hardware Trojan War","author":"Yu Qiaoyan"},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2850807"},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359576"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656077"},{"key":"e_1_2_1_107_1","volume-title":"Proceedings of the VLSI Test Symposium (VTS\u201918)","author":"Zhou Ziqi"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3442379","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3442379","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3442379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:21Z","timestamp":1750195461000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3442379"}},"subtitle":["Tampering Attack on Any Key-based Logic Locked Circuits"],"short-title":[],"issued":{"date-parts":[[2021,3,9]]},"references-count":107,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,7,31]]}},"alternative-id":["10.1145\/3442379"],"URL":"https:\/\/doi.org\/10.1145\/3442379","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3,9]]},"assertion":[{"value":"2020-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-03-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}