{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T16:07:45Z","timestamp":1774541265091,"version":"3.50.1"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:00:00Z","timestamp":1620691200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2021,7,31]]},"abstract":"<jats:p>Ring Oscillator Physical Unclonable Functions (RO-PUFs) exploit the inherent manufacturing process variations, such as systematic and stochastic variations, to generate secret PUF responses that are unique to the device. Stochastic variations are random, while systematic variation exhibits a strong spatial correlation. Therefore, systematic process variation reduces the randomness of the PUF response. This lowers the ability of a PUF response to uniquely identify and authenticate individual devices. Further, the impact of systematic variation is paramount when the two ROs in comparison are placed far apart. Comparing the ROs that are close to each other does improve the randomness, but the responses generated are unreliable and limiting the possible Challenge-Response Pairs (CRPs).<\/jats:p>\n          <jats:p>In this article, we are proposing a method to reduce the impact of systematic process variation on the RO oscillation frequencies by using Principal Component Analysis (PCA). Principal Components (PCs) model the directions of systematic and stochastic variation present on a device. By projecting the oscillation frequencies in the direction of stochastic variation, the impact of systematic variation can be reduced. Our proposed method neither restricts the placement of ROs to close groups nor limits the possible CRPs. The method is evaluated on a large population of 218 Xilinx Artix-7 FPGAs. To evaluate the efficiency of the proposed method, we purposely paired the ROs that are placed far apart on the FPGA fabric. Results obtained prove the ability of the proposed method in removing the impact of systematic variation on the oscillation frequencies and thereby producing truly random responses.<\/jats:p>","DOI":"10.1145\/3442444","type":"journal-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T13:59:37Z","timestamp":1620741577000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Improving the Quality of FPGA RO-PUF by Principal Component Analysis (PCA)"],"prefix":"10.1145","volume":"17","author":[{"given":"Asha K.","family":"A.","sequence":"first","affiliation":[{"name":"EECS IGP, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li En","family":"Hsu","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhishek","family":"Patyal","sequence":"additional","affiliation":[{"name":"EECS IGP, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,5,11]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201916)","author":"Amsaad F.","unstructured":"F. Amsaad , A. Prasad , C. Roychaudhuri , and M. Niamat . 2016. A novel security technique to generate truly random and highly reliable reconfigurable ROPUF-based cryptographic keys . In Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201916) . 185\u2013190. F. Amsaad, A. Prasad, C. Roychaudhuri, and M. Niamat. 2016. A novel security technique to generate truly random and highly reliable reconfigurable ROPUF-based cryptographic keys. In Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201916). 185\u2013190."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the Asian Hardware-oriented Security and Trust Symposium (AsianHOST\u201918)","author":"Asha K. A.","unstructured":"K. A. Asha , A. Patyal , and H. Chen . 2018. Generation of PUF-Keys on FPGAs by K-means frequency clustering . In Proceedings of the Asian Hardware-oriented Security and Trust Symposium (AsianHOST\u201918) . 44\u201349. K. A. Asha, A. Patyal, and H. Chen. 2018. Generation of PUF-Keys on FPGAs by K-means frequency clustering. In Proceedings of the Asian Hardware-oriented Security and Trust Symposium (AsianHOST\u201918). 44\u201349."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2206233"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/3312072"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1871361"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 1\u20136.","author":"Cheng L.","unstructured":"L. Cheng , J. Xiong , L. He , and M. Hutton . 2006. FPGA performance optimization via chipwise placement considering process variations . In Proceedings of the International Conference on Field Programmable Logic and Applications. 1\u20136. L. Cheng, J. Xiong, L. He, and M. Hutton. 2006. FPGA performance optimization via chipwise placement considering process variations. In Proceedings of the International Conference on Field Programmable Logic and Applications. 1\u20136."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913192"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC\u201915)","author":"Druyer R.","unstructured":"R. Druyer , L. Torres , P. Benoit , P. V. Bonzom , and P. Le-Quere . 2015. A survey on security features in modern FPGAs . In Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC\u201915) . 1\u20138. R. Druyer, L. Torres, P. Benoit, P. V. Bonzom, and P. Le-Quere. 2015. A survey on security features in modern FPGAs. In Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC\u201915). 1\u20138."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2014.129"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2274940"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201918)","author":"Hesselbarth R.","unstructured":"R. Hesselbarth , F. Wilde , C. Gu , and N. Hanley . 2018. Large scale RO PUF analysis over slice type, evaluation time and temperature on 28 nm Xilinx FPGAs . In Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201918) . 126\u2013133. R. Hesselbarth, F. Wilde, C. Gu, and N. Hanley. 2018. Large scale RO PUF analysis over slice type, evaluation time and temperature on 28 nm Xilinx FPGAs. In Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201918). 126\u2013133."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.3102\/10769986027002105"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201910)","author":"Maiti A.","unstructured":"A. Maiti , J. Casarona , L. McHale , and P. Schaumont . 2010. A large scale characterization of RO-PUF . In Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201910) . 94\u201399. A. Maiti, J. Casarona, L. McHale, and P. Schaumont. 2010. A large scale characterization of RO-PUF. In Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust (HOST\u201910). 94\u201399."},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 703\u2013707","author":"Maiti A.","unstructured":"A. Maiti and P. Schaumont . 2009. Improving the quality of a physical unclonable function using configurable ring oscillators . In Proceedings of the International Conference on Field Programmable Logic and Applications. 703\u2013707 . A. Maiti and P. Schaumont. 2009. Improving the quality of a physical unclonable function using configurable ring oscillators. In Proceedings of the International Conference on Field Programmable Logic and Applications. 703\u2013707."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9088-4"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873557"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435282"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the IEEE National Aerospace and Electronics Conference(NAECON\u201914)","author":"Mustapa M.","unstructured":"M. Mustapa and M. Niamat . 2014. Novel RPM technique to dismiss systematic variation for RO PUF on FPGA . In Proceedings of the IEEE National Aerospace and Electronics Conference(NAECON\u201914) . 368\u2013373. M. Mustapa and M. Niamat. 2014. Novel RPM technique to dismiss systematic variation for RO PUF on FPGA. In Proceedings of the IEEE National Aerospace and Electronics Conference(NAECON\u201914). 368\u2013373."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617098"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.1.18"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"e_1_2_1_25_1","volume-title":"Blaauw","author":"Srivastava Ashish","year":"2005","unstructured":"Ashish Srivastava , Dennis Sylvester , and David T . Blaauw . 2005 . Statistical Analysis and Optimization for VLSI: Timing and Power. Springer . DOI:DOI:https:\/\/doi.org\/10.1007\/b137645 10.1007\/b137645 Ashish Srivastava, Dennis Sylvester, and David T. Blaauw. 2005. Statistical Analysis and Optimization for VLSI: Timing and Power. Springer. DOI:DOI:https:\/\/doi.org\/10.1007\/b137645"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the IEEE International Solid-state Circuits Conference. Digest of Technical Papers. 406\u2013611","author":"Su Y.","unstructured":"Y. Su , J. Holleman , and B. Otis . 2007. A 1.6pJ\/bit 96 using process variations . In Proceedings of the IEEE International Solid-state Circuits Conference. Digest of Technical Papers. 406\u2013611 . Y. Su, J. Holleman, and B. Otis. 2007. A 1.6pJ\/bit 96 using process variations. In Proceedings of the IEEE International Solid-state Circuits Conference. Digest of Technical Papers. 406\u2013611."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278484"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602555"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2877438"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973111"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.88"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840838"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488960"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 397\u2013402","author":"Yu H.","unstructured":"H. Yu , P. H. W. Leong , H. Hinkelmann , L. Moller , M. Glesner , and P. Zipf . 2009. Towards a unique FPGA-based identification circuit using process variations . In Proceedings of the International Conference on Field Programmable Logic and Applications. 397\u2013402 . H. Yu, P. H. W. Leong, H. Hinkelmann, L. Moller, M. Glesner, and P. Zipf. 2009. Towards a unique FPGA-based identification circuit using process variations. In Proceedings of the International Conference on Field Programmable Logic and Applications. 397\u2013402."},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the International Conference on Field-programmable Technology (FPT\u201914)","author":"Zhang J.","unstructured":"J. Zhang and G. Qu . 2014. A survey on security and trust of FPGA-based systems . In Proceedings of the International Conference on Field-programmable Technology (FPT\u201914) . 147\u2013152. J. Zhang and G. Qu. 2014. A survey on security and trust of FPGA-based systems. In Proceedings of the International Conference on Field-programmable Technology (FPT\u201914). 147\u2013152."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-014-1458-1"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3442444","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3442444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:36Z","timestamp":1750195476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3442444"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,11]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,7,31]]}},"alternative-id":["10.1145\/3442444"],"URL":"https:\/\/doi.org\/10.1145\/3442444","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,11]]},"assertion":[{"value":"2020-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-05-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}