{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:08Z","timestamp":1750220648457,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,6]],"date-time":"2020-11-06T00:00:00Z","timestamp":1604620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100005408","name":"University of Electronic Science and Technology of China","doi-asserted-by":"publisher","award":["Y03019023701002411"],"award-info":[{"award-number":["Y03019023701002411"]}],"id":[{"id":"10.13039\/501100005408","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,6]]},"DOI":"10.1145\/3443467.3443868","type":"proceedings-article","created":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T23:37:36Z","timestamp":1612222656000},"page":"860-864","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A High-Performance Wide FPGA Adder Based on Carry Chains"],"prefix":"10.1145","author":[{"given":"Hui","family":"Li","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhidong","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanwen","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yazhou","family":"Ye","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2101621"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2633307"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES.2017.8275269"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCT2.2014.7066707"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/UPCON.2016.7894634"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.49"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.22"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSSS.2012.310"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/WAINA.2010.47"},{"key":"e_1_3_2_1_12_1","unstructured":"Virtex-5 FPGA User Guide Xilinx Inc. (Mar 2012). Retrieved February 3 2020 from http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug190.pdf"},{"key":"e_1_3_2_1_13_1","volume-title":"Device Core","author":"Section","year":"2011","unstructured":"Section I. Device Core. 2011. Logic Array Blocks and Adaptive Logic Modules in Stratix IV Devices, Stratix IV Device Handbook. (2011). Retrieved February 3, 2020 from www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/strati x-iv\/stx4_siv51002.pdf"},{"key":"e_1_3_2_1_14_1","unstructured":"Virtex-5 Family Overview Xilinx Inc. (August 2015). Retrieved February 3 2020 from www.xilinx.com\/support\/documentation\/data_sheets\/ds100.pdf"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.87"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577348"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00047"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECTA.2017.8252011"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/RAECS.2014.6799654"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2007.4487969"}],"event":{"name":"EITCE 2020: 2020 4th International Conference on Electronic Information Technology and Computer Engineering","acronym":"EITCE 2020","location":"Xiamen China"},"container-title":["Proceedings of the 2020 4th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3443467.3443868","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3443467.3443868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:19Z","timestamp":1750197739000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3443467.3443868"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,6]]},"references-count":20,"alternative-id":["10.1145\/3443467.3443868","10.1145\/3443467"],"URL":"https:\/\/doi.org\/10.1145\/3443467.3443868","relation":{},"subject":[],"published":{"date-parts":[[2020,11,6]]},"assertion":[{"value":"2021-02-01","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}