{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:12:55Z","timestamp":1767262375826,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100004350","name":"Studienstiftung des Deutschen Volkes","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004350","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["16ME0189"],"award-info":[{"award-number":["16ME0189"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["CA 1602\/4-1,GRK 1907"],"award-info":[{"award-number":["CA 1602\/4-1,GRK 1907"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3444950.3447285","type":"proceedings-article","created":{"date-parts":[[2021,2,25]],"date-time":"2021-02-25T01:33:15Z","timestamp":1614216795000},"page":"66-73","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Mocasin\u2014Rapid Prototyping of Rapid Prototyping Tools"],"prefix":"10.1145","author":[{"given":"Christian","family":"Menard","sequence":"first","affiliation":[{"name":"TU Dresden Chair for Compiler Construction Dresden, Germany"}]},{"given":"Andr\u00e9s","family":"Goens","sequence":"additional","affiliation":[{"name":"TU Dresden Chair for Compiler Construction Dresden, Germany"}]},{"given":"Gerald","family":"Hempel","sequence":"additional","affiliation":[{"name":"TU Dresden Chair for Compiler Construction Dresden, Germany"}]},{"given":"Robert","family":"Khasanov","sequence":"additional","affiliation":[{"name":"TU Dresden Chair for Compiler Construction Dresden, Germany"}]},{"given":"Julian","family":"Robledo","sequence":"additional","affiliation":[{"name":"TU Dresden Chair for Compiler Construction Dresden, Germany"}]},{"given":"Felix","family":"Teweleitt","sequence":"additional","affiliation":[{"name":"TU Dresden Chair for Compiler Construction Dresden, Germany"}]},{"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[{"name":"TU Dresden Chair for Compiler Construction Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2021,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"2804","article-title":". IEEE Standard for Software-Hardware Interface for Multi-Many-Core","year":"2020","unstructured":"2020 . IEEE Standard for Software-Hardware Interface for Multi-Many-Core . IEEE Std. 2804 - 2019 . IEEE. 2020. IEEE Standard for Software-Hardware Interface for Multi-Many-Core. IEEE Std. 2804-2019. IEEE.","journal-title":"IEEE Std."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1017\/S095679689700261X"},{"volume-title":"Turnus: A Unified Dataflow Design Space Exploration Framework for Heterogeneous Parallel Systems. In 2013 conference on design and architectures for signal and image processing (DASIP). 47\u201354","author":"Simone\u00a0Casale","key":"e_1_3_2_1_3_1","unstructured":"Simone\u00a0Casale Brunet\u00a0et al.2013. Turnus: A Unified Dataflow Design Space Exploration Framework for Heterogeneous Parallel Systems. In 2013 conference on design and architectures for signal and image processing (DASIP). 47\u201354 . Simone\u00a0Casale Brunet\u00a0et al.2013. Turnus: A Unified Dataflow Design Space Exploration Framework for Heterogeneous Parallel Systems. In 2013 conference on design and architectures for signal and image processing (DASIP). 47\u201354."},{"volume-title":"IEEE INFOCOM 2018 - IEEE Conference on Computer Communications. 2357\u20132365","author":"Budhdev N.","key":"e_1_3_2_1_4_1","unstructured":"N. Budhdev , M.\u00a0 C. Chan , and T. Mitra . 2018. PR3: Power Efficient and Low Latency Baseband Processing for LTE Femtocells . In IEEE INFOCOM 2018 - IEEE Conference on Computer Communications. 2357\u20132365 . N. Budhdev, M.\u00a0C. Chan, and T. Mitra. 2018. PR3: Power Efficient and Low Latency Baseband Processing for LTE Femtocells. In IEEE INFOCOM 2018 - IEEE Conference on Computer Communications. 2357\u20132365."},{"key":"e_1_3_2_1_5_1","unstructured":"Nishant Budhdev Mun\u00a0Choon Chan and Tulika Mitra. 2020. IsoRAN: Isolation and Scaling for 5G RANvia User-Level Data Plane Virtualization. arXiv preprint arXiv:2003.01841(2020).  Nishant Budhdev Mun\u00a0Choon Chan and Tulika Mitra. 2020. IsoRAN: Isolation and Scaling for 5G RANvia User-Level Data Plane Virtualization. arXiv preprint arXiv:2003.01841(2020)."},{"volume-title":"Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap","author":"Castrillon Jeronimo","key":"e_1_3_2_1_6_1","unstructured":"Jeronimo Castrillon and Rainer Leupers . 2014. Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap . Springer . 258 pages. Jeronimo Castrillon and Rainer Leupers. 2014. Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap. Springer. 258 pages."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253607"},{"volume-title":"PiMM: Parameterized and Interfaced Dataflow Meta-Model for MPSoCs Runtime Reconfiguration. In 2013 Int. Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). 41\u201348","author":"Karol Desnos\u00a0et","key":"e_1_3_2_1_8_1","unstructured":"Karol Desnos\u00a0et al.2013. PiMM: Parameterized and Interfaced Dataflow Meta-Model for MPSoCs Runtime Reconfiguration. In 2013 Int. Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). 41\u201348 . Karol Desnos\u00a0et al.2013. PiMM: Parameterized and Interfaced Dataflow Meta-Model for MPSoCs Runtime Reconfiguration. In 2013 Int. Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). 41\u201348."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/278241.278309"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805829"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.860766"},{"key":"e_1_3_2_1_13_1","volume-title":"DEAP: Evolutionary Algorithms Made Easy. Journal of Machine Learning Research 13 (07","author":"F\u00e9lix-Antoine","year":"2012","unstructured":"F\u00e9lix-Antoine Fortin\u00a0et al.2012. DEAP: Evolutionary Algorithms Made Easy. Journal of Machine Learning Research 13 (07 2012 ), 2171\u20132175. F\u00e9lix-Antoine Fortin\u00a0et al.2012. DEAP: Evolutionary Algorithms Made Easy. Journal of Machine Learning Research 13 (07 2012), 2171\u20132175."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC2018.2018.00039"},{"key":"e_1_3_2_1_15_1","article-title":"Symmetry in Software Synthesis","volume":"14","author":"Goens Andr\u00e9s","year":"2017","unstructured":"Andr\u00e9s Goens , Sergio Siccha , and Jeronimo Castrillon . 2017 . Symmetry in Software Synthesis . ACM Transactions on Architecture and Code Optimization (TACO) , 14 , 2, Article 20 (July 2017), 26\u00a0pages. arXiv:arXiv:1704.06623 Andr\u00e9s Goens, Sergio Siccha, and Jeronimo Castrillon. 2017. Symmetry in Software Synthesis. ACM Transactions on Architecture and Code Optimization (TACO), 14, 2, Article 20 (July 2017), 26\u00a0pages. arXiv:arXiv:1704.06623","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"volume-title":"Proceedings of the IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC-16)","author":"Andr\u00e9s Goens\u00a0et","key":"e_1_3_2_1_16_1","unstructured":"Andr\u00e9s Goens\u00a0et al.2016. Why Comparing System-level MPSoC Mapping Approaches is Difficult: A Case Study . In Proceedings of the IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC-16) . Ecole Centrale de Lyon, Lyon, France, 281\u2013288. Andr\u00e9s Goens\u00a0et al.2016. Why Comparing System-level MPSoC Mapping Approaches is Difficult: A Case Study. In Proceedings of the IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC-16). Ecole Centrale de Lyon, Lyon, France, 281\u2013288."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2017","author":"Andr\u00e9s Goens\u00a0et","year":"2017","unstructured":"Andr\u00e9s Goens\u00a0et al.2017. TETRiS : a Multi-Application Run-Time System for Predictable Execution of Static Mappings . In Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2017 , Sankt Goar, Germany , June 12-13, 2017 , Sander Stuijk (Ed.). ACM, 11\u201320. Andr\u00e9s Goens\u00a0et al.2017. TETRiS: a Multi-Application Run-Time System for Predictable Execution of Static Mappings. In Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2017, Sankt Goar, Germany, June 12-13, 2017, Sander Stuijk (Ed.). ACM, 11\u201320."},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2017","author":"Geral Hempel\u00a0et","year":"2017","unstructured":"Geral Hempel\u00a0et al.2017. Robust Mapping of Process Networks to Many-Core Systems using Bio-Inspired Design Centering . In Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2017 , Sankt Goar, Germany , June 12-13, 2017 , Sander Stuijk (Ed.). ACM, 21\u201330. Geral Hempel\u00a0et al.2017. Robust Mapping of Process Networks to Many-Core Systems using Bio-Inspired Design Centering. In Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2017, Sankt Goar, Germany, June 12-13, 2017, Sander Stuijk (Ed.). ACM, 21\u201330."},{"volume-title":"2013 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS-2013)","author":"Julien Heulot\u00a0et","key":"e_1_3_2_1_19_1","unstructured":"Julien Heulot\u00a0et al.2013. Applying the Adaptive Hybrid Flow-Shop Scheduling Method to Schedule a 3GPP LTE Physical Layer Algorithm onto Many-core Digital Signal Processors . In 2013 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS-2013) . 123\u2013129. Julien Heulot\u00a0et al.2013. Applying the Adaptive Hybrid Flow-Shop Scheduling Method to Schedule a 3GPP LTE Physical Layer Algorithm onto Many-core Digital Signal Processors. In 2013 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS-2013). 123\u2013129."},{"key":"e_1_3_2_1_20_1","volume-title":"SPIDER: A Synchronous Parameterized and Interfaced Dataflow-based RTOS for Multicore DSPS. In 2014 6th Eur. Embedded Design in Edu. and Research Conf. (EDERC). 167\u2013171","author":"Julien Heulot\u00a0et","year":"2014","unstructured":"Julien Heulot\u00a0et al. 2014 . SPIDER: A Synchronous Parameterized and Interfaced Dataflow-based RTOS for Multicore DSPS. In 2014 6th Eur. Embedded Design in Edu. and Research Conf. (EDERC). 167\u2013171 . Julien Heulot\u00a0et al. 2014. SPIDER: A Synchronous Parameterized and Interfaced Dataflow-based RTOS for Multicore DSPS. In 2014 6th Eur. Embedded Design in Edu. and Research Conf. (EDERC). 167\u2013171."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/0004-3702(77)90033-9"},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 6th IFIP Congress 1974","author":"Kahn Gilles","year":"1974","unstructured":"Gilles Kahn . 1974 . The Semantics of a Simple Language for Parallel Programming. In Information Processing , Proceedings of the 6th IFIP Congress 1974 , Stockholm, Sweden , August 5-10, 1974, Jack\u00a0L. Rosenfeld (Ed.). North-Holland, 471\u2013475. Gilles Kahn. 1974. The Semantics of a Simple Language for Parallel Programming. In Information Processing, Proceedings of the 6th IFIP Congress 1974, Stockholm, Sweden, August 5-10, 1974, Jack\u00a0L. Rosenfeld (Ed.). North-Holland, 471\u2013475."},{"key":"e_1_3_2_1_23_1","article-title":"SystemCoDesigner\u2014An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications","volume":"14","author":"Joachim Keinert\u00a0et","year":"2009","unstructured":"Joachim Keinert\u00a0et al. 2009 . SystemCoDesigner\u2014An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications . ACM Trans. Des. Autom. Electron. Syst. 14 , 1, Article 1 (Jan. 2009). Joachim Keinert\u00a0et al.2009. SystemCoDesigner\u2014An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications. ACM Trans. Des. Autom. Electron. Syst. 14, 1, Article 1 (Jan. 2009).","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116381"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899926"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Marten Lohstroh and Edward\u00a0A. Lee. 2019. Deterministic Actors. In 2019 Forum for Specification and Design Languages (FDL). 1\u20138.  Marten Lohstroh and Edward\u00a0A. Lee. 2019. Deterministic Actors. In 2019 Forum for Specification and Design Languages (FDL). 1\u20138.","DOI":"10.1109\/FDL.2019.8876922"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Marten Lohstroh\u00a0et al.2020. Reactors: A Deterministic Model for Composable Reactive Systems. 59\u201385\u00a0pages.  Marten Lohstroh\u00a0et al.2020. Reactors: A Deterministic Model for Composable Reactive Systems. 59\u201385\u00a0pages.","DOI":"10.1007\/978-3-030-41131-2_4"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331343"},{"key":"e_1_3_2_1_30_1","volume-title":"High-Level NoC Model for MPSoC Compilers. In IEEE Nordic Circuits and Systems Conference, NORCAS 2016","author":"Menard Christian","year":"2016","unstructured":"Christian Menard , Andres Goens , and Jeronimo Castrillon . 2016 . High-Level NoC Model for MPSoC Compilers. In IEEE Nordic Circuits and Systems Conference, NORCAS 2016 , Copenhagen, Denmark , Nov. 1-2, 2016. IEEE, 1\u20136. Christian Menard, Andres Goens, and Jeronimo Castrillon. 2016. High-Level NoC Model for MPSoC Compilers. In IEEE Nordic Circuits and Systems Conference, NORCAS 2016, Copenhagen, Denmark, Nov. 1-2, 2016. IEEE, 1\u20136."},{"key":"e_1_3_2_1_31_1","unstructured":"Ingo Molnar. [n.d.]. Design of the CFS scheduler. http:\/\/people.redhat.com\/mingo\/cfs-scheduler\/sched-design-CFS.txt  Ingo Molnar. [n.d.]. Design of the CFS scheduler. http:\/\/people.redhat.com\/mingo\/cfs-scheduler\/sched-design-CFS.txt"},{"key":"e_1_3_2_1_32_1","first-page":"542","article-title":"Systematic and Automated Multiprocessor System Design, Programming, and Implementation","volume":"27","author":"Nikolov Hristo","year":"2008","unstructured":"Hristo Nikolov , Todor Stefanov , and Ed Deprettere . 2008 . Systematic and Automated Multiprocessor System Design, Programming, and Implementation . IEEE TCAD 27 , 3 (2008), 542 \u2013 555 . Hristo Nikolov, Todor Stefanov, and Ed Deprettere. 2008. Systematic and Automated Multiprocessor System Design, Programming, and Implementation. IEEE TCAD 27, 3 (2008), 542\u2013555.","journal-title":"IEEE TCAD"},{"volume-title":"Daedalus: Toward Composable Multimedia MP-SoC Design. In Proceedings of the 45th Annual Design Automation Conference","author":"Hristo Nikolov\u00a0et","key":"e_1_3_2_1_33_1","unstructured":"Hristo Nikolov\u00a0et al.2008. Daedalus: Toward Composable Multimedia MP-SoC Design. In Proceedings of the 45th Annual Design Automation Conference ( Anaheim, California) (DAC \u201908). Association for Computing Machinery, New York, NY, USA, 574\u2013579. Hristo Nikolov\u00a0et al.2008. Daedalus: Toward Composable Multimedia MP-SoC Design. In Proceedings of the 45th Annual Design Automation Conference (Anaheim, California) (DAC \u201908). Association for Computing Machinery, New York, NY, USA, 574\u2013579."},{"volume-title":"2013 International Symposium on System on Chip (SoC). IEEE, 1\u20138.","author":"Maximilian Odendahl\u00a0et","key":"e_1_3_2_1_34_1","unstructured":"Maximilian Odendahl\u00a0et al.2013. Split-cost communication model for improved MPSoC application mapping . In 2013 International Symposium on System on Chip (SoC). IEEE, 1\u20138. Maximilian Odendahl\u00a0et al.2013. Split-cost communication model for improved MPSoC application mapping. In 2013 International Symposium on System on Chip (SoC). IEEE, 1\u20138."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.01.013"},{"volume-title":"PREESM: A Dataflow-based Rapid Prototyping Framework for Simplifying Multicore DSP Programming. In 2014 6th European Embedded Design in Education and Research Conference (EDERC). 36\u201340","author":"Maxime Pelcat\u00a0et","key":"e_1_3_2_1_36_1","unstructured":"Maxime Pelcat\u00a0et al.2014. PREESM: A Dataflow-based Rapid Prototyping Framework for Simplifying Multicore DSP Programming. In 2014 6th European Embedded Design in Education and Research Conference (EDERC). 36\u201340 . Maxime Pelcat\u00a0et al.2014. PREESM: A Dataflow-based Rapid Prototyping Framework for Simplifying Multicore DSP Programming. In 2014 6th European Embedded Design in Education and Research Conference (EDERC). 36\u201340."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"e_1_3_2_1_38_1","unstructured":"Claudius Ptolemaeus (Ed.). 2014. System Design Modeling and Simulation using Ptolemy II. Ptolemy.org. http:\/\/ptolemy.org\/books\/Systems  Claudius Ptolemaeus (Ed.). 2014. System Design Modeling and Simulation using Ptolemy II. Ptolemy.org. http:\/\/ptolemy.org\/books\/Systems"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.46"},{"key":"e_1_3_2_1_40_1","volume-title":"Encyclopedia of Parallel Computing","author":"Robert Yves","year":"2013","unstructured":"Yves Robert . 2011. Task Graph Scheduling . In Encyclopedia of Parallel Computing , David Padua (Ed.). Springer US , Boston, MA , 2013 \u20132025. Yves Robert. 2011. Task Graph Scheduling. In Encyclopedia of Parallel Computing, David Padua (Ed.). Springer US, Boston, MA, 2013\u20132025."},{"key":"e_1_3_2_1_41_1","unstructured":"Rob Roy and Venkat Bommakanti. [n.d.]. ODROID-XU4 User Manual. Hardkernel. https:\/\/magazine.odroid.com\/wp-content\/uploads\/odroid-xu4-user-manual.pdf  Rob Roy and Venkat Bommakanti. [n.d.]. ODROID-XU4 User Manual. Hardkernel. https:\/\/magazine.odroid.com\/wp-content\/uploads\/odroid-xu4-user-manual.pdf"},{"volume-title":"Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","author":"Lars Schor\u00a0et","key":"e_1_3_2_1_42_1","unstructured":"Lars Schor\u00a0et al.2012. Scenario-Based Design Flow for Mapping Streaming Applications onto on-Chip Many-Core Systems . In Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems ( Tampere, Finland) (CASES \u201912). ACM, New York, NY, USA, 71\u201380. Lars Schor\u00a0et al.2012. Scenario-Based Design Flow for Mapping Streaming Applications onto on-Chip Many-Core Systems. In Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (Tampere, Finland) (CASES \u201912). ACM, New York, NY, USA, 71\u201380."},{"key":"e_1_3_2_1_43_1","first-page":"297","article-title":"Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures","volume":"37","author":"Tobias Schwarzer\u00a0et","year":"2017","unstructured":"Tobias Schwarzer\u00a0et al. 2017 . Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures . IEEE TCAD 37 , 2 (2017), 297 \u2013 310 . Tobias Schwarzer\u00a0et al.2017. Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures. IEEE TCAD 37, 2 (2017), 297\u2013310.","journal-title":"IEEE TCAD"},{"volume-title":"2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1\u201310","author":"Amit\u00a0Kumar","key":"e_1_3_2_1_44_1","unstructured":"Amit\u00a0Kumar Singh\u00a0et al.2013. Mapping on multi\/many-core systems: survey of current and emerging trends . In 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1\u201310 . Amit\u00a0Kumar Singh\u00a0et al.2013. Mapping on multi\/many-core systems: survey of current and emerging trends. In 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1\u201310."},{"volume-title":"An LTE Uplink Receiver PHY Benchmark and Subframe-based Power Management. In 2012 IEEE International Symposium on Performance Analysis of Systems Software. 25\u201334","author":"Magnus Sj\u00e4lander\u00a0et","key":"e_1_3_2_1_45_1","unstructured":"Magnus Sj\u00e4lander\u00a0et al.2012. An LTE Uplink Receiver PHY Benchmark and Subframe-based Power Management. In 2012 IEEE International Symposium on Performance Analysis of Systems Software. 25\u201334 . Magnus Sj\u00e4lander\u00a0et al.2012. An LTE Uplink Receiver PHY Benchmark and Subframe-based Power Management. In 2012 IEEE International Symposium on Performance Analysis of Systems Software. 25\u201334."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.23"},{"key":"e_1_3_2_1_47_1","first-page":"29","article-title":"Mapping Applications to Tiled Multiprocessor Embedded Systems","volume":"2007","author":"Lothar Thiele\u00a0et","year":"2007","unstructured":"Lothar Thiele\u00a0et al. 2007 . Mapping Applications to Tiled Multiprocessor Embedded Systems . In Proceedings - ACSD 2007. 29 \u2013 40 . Lothar Thiele\u00a0et al.2007. Mapping Applications to Tiled Multiprocessor Embedded Systems. In Proceedings - ACSD 2007. 29 \u2013 40.","journal-title":"Proceedings - ACSD"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.05.023"},{"volume-title":"ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). 1553\u20131557","author":"Vanchinathan Venkataramani\u00a0et","key":"e_1_3_2_1_49_1","unstructured":"Vanchinathan Venkataramani\u00a0et al.2020. Time-Predictable Software-Defined Architecture with Sdf-Based Compiler Flow for 5g Baseband Processing . In ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). 1553\u20131557 . Vanchinathan Venkataramani\u00a0et al.2020. Time-Predictable Software-Defined Architecture with Sdf-Based Compiler Flow for 5g Baseband Processing. In ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). 1553\u20131557."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORCW.2015.48"},{"volume-title":"Proceedings of the 27th International Conference on Telecomunications (ICT) (Virtual. Bali, Indonesia).","author":"Robert Wittig\u00a0et","key":"e_1_3_2_1_51_1","unstructured":"Robert Wittig\u00a0et al.2020. Modem Design in the Era of 5G and Beyond: The Need for a Formal Approach . In Proceedings of the 27th International Conference on Telecomunications (ICT) (Virtual. Bali, Indonesia). Robert Wittig\u00a0et al.2020. Modem Design in the Era of 5G and Beyond: The Need for a Formal Approach. In Proceedings of the 27th International Conference on Telecomunications (ICT) (Virtual. Bali, Indonesia)."},{"key":"e_1_3_2_1_52_1","unstructured":"Omry Yadan. 2019. Hydra - A framework for elegantly configuring complex applications. Github. https:\/\/github.com\/facebookresearch\/hydra  Omry Yadan. 2019. Hydra - A framework for elegantly configuring complex applications. Github. https:\/\/github.com\/facebookresearch\/hydra"}],"event":{"name":"DroneSE and RAPIDO '21: Methods and Tools","acronym":"DroneSE and RAPIDO '21","location":"Budapest Hungary"},"container-title":["Proceedings of the 2021 Drone Systems Engineering and Rapid Simulation and Performance Evaluation: Methods and Tools Proceedings"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3444950.3447285","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3444950.3447285","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:13Z","timestamp":1750195693000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3444950.3447285"}},"subtitle":["A Framework for Exploring New Approaches in Mapping Software to Heterogeneous Multi-cores"],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":51,"alternative-id":["10.1145\/3444950.3447285","10.1145\/3444950"],"URL":"https:\/\/doi.org\/10.1145\/3444950.3447285","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}