{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:30:09Z","timestamp":1773246609121,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":62,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,4,17]],"date-time":"2021-04-17T00:00:00Z","timestamp":1618617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Blavatnik ICRC at TAU"},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1954521,1942888"],"award-info":[{"award-number":["1954521,1942888"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel Strategic Research Alliance"},{"name":"ISF","award":["2005\/17"],"award-info":[{"award-number":["2005\/17"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,4,19]]},"DOI":"10.1145\/3445814.3446708","type":"proceedings-article","created":{"date-parts":[[2021,4,11]],"date-time":"2021-04-11T17:06:26Z","timestamp":1618160786000},"page":"1046-1060","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":58,"title":["Speculative interference attacks: breaking invisible speculation schemes"],"prefix":"10.1145","author":[{"given":"Mohammad","family":"Behnia","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]},{"given":"Prateek","family":"Sahu","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9552-8216","authenticated-orcid":false,"given":"Riccardo","family":"Paccagnella","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]},{"given":"Jiyong","family":"Yu","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7231-7416","authenticated-orcid":false,"given":"Zirui Neil","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]},{"given":"Xiang","family":"Zou","sequence":"additional","affiliation":[{"name":"Intel Corporation, USA"}]},{"given":"Thomas","family":"Unterluggauer","sequence":"additional","affiliation":[{"name":"Intel Corporation, USA"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]},{"given":"Carlos","family":"Rozas","sequence":"additional","affiliation":[{"name":"Intel Corporation, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5586-2615","authenticated-orcid":false,"given":"Adam","family":"Morrison","sequence":"additional","affiliation":[{"name":"Tel Aviv University, Israel"}]},{"given":"Frank","family":"Mckeen","sequence":"additional","affiliation":[{"name":"Intel Corporation, USA"}]},{"given":"Fangfei","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel Corporation, USA"}]},{"given":"Ron","family":"Gabor","sequence":"additional","affiliation":[{"name":"Toga Networks, Israel"}]},{"given":"Christopher W.","family":"Fletcher","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}]},{"given":"Abhishek","family":"Basak","sequence":"additional","affiliation":[{"name":"Intel Corporation, USA"}]},{"given":"Alaa","family":"Alameldeen","sequence":"additional","affiliation":[{"name":"Simon Fraser University, Canada"}]}],"member":"320","published-online":{"date-parts":[[2021,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","series-title":"2","volume-title":"8th and 9th Generation Intel\u00ae Core? Processor Families Datasheet","unstructured":"[n.d.]. 8th and 9th Generation Intel\u00ae Core? Processor Families Datasheet , Volume 1 of 2 . https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documen ts\/datasheets\/8th-gen-core-family-datasheet-vol-1.pdf. [n.d.]. 8th and 9th Generation Intel\u00ae Core? Processor Families Datasheet, Volume 1 of 2. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documen ts\/datasheets\/8th-gen-core-family-datasheet-vol-1.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. Kaby Lake-Microarchitectures-Intel-WikiChip. https:\/\/en.wikichip.or g\/wiki\/intel\/microarchitectures\/kaby_lake.  [n.d.]. Kaby Lake-Microarchitectures-Intel-WikiChip. https:\/\/en.wikichip.or g\/wiki\/intel\/microarchitectures\/kaby_lake."},{"key":"e_1_3_2_1_3_1","volume-title":"nanoBench: A Low-Overhead Tool for Running Microbenchmarks on x86 Systems. arXiv preprint arXiv","author":"Abel Andreas","year":"1911","unstructured":"Andreas Abel and Jan Reineke . 2019. nanoBench: A Low-Overhead Tool for Running Microbenchmarks on x86 Systems. arXiv preprint arXiv : 1911 . 03282 ( 2019 ). Andreas Abel and Jan Reineke. 2019. nanoBench: A Low-Overhead Tool for Running Microbenchmarks on x86 Systems. arXiv preprint arXiv: 1911. 03282 ( 2019 )."},{"key":"e_1_3_2_1_4_1","volume-title":"Cryptographers' Track at the RSA Conference","author":"Ac\u00fdi\u00e7mez Onur","unstructured":"Onur Ac\u00fdi\u00e7mez , \u00c7etin Kaya Ko\u00e7 , and Jean-Pierre Seifert . 2007. Predicting secret keys via branch prediction . In Cryptographers' Track at the RSA Conference . Springer . Onur Ac\u00fdi\u00e7mez, \u00c7etin Kaya Ko\u00e7, and Jean-Pierre Seifert. 2007. Predicting secret keys via branch prediction. In Cryptographers' Track at the RSA Conference. Springer."},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. of the ACM\/IEEE International Symposium on Computer Architecture (ISCA).","author":"Ainsworth Sam","unstructured":"Sam Ainsworth and Timothy M. Jones . 2020. MuonTrap: Preventing CrossDomain Spectre-Like Attacks by Capturing Speculative State . In Proc. of the ACM\/IEEE International Symposium on Computer Architecture (ISCA). Sam Ainsworth and Timothy M. Jones. 2020. MuonTrap: Preventing CrossDomain Spectre-Like Attacks by Capturing Speculative State. In Proc. of the ACM\/IEEE International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00066"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00020"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_2_1_9_1","volume-title":"Wood","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , and David A . Wood . 2011 . The Gem5 Simulator. ACM SIGARCH Computer Architecture News 2 ( 2011 ), 1-7. Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The Gem5 Simulator. ACM SIGARCH Computer Architecture News 2 ( 2011 ), 1-7."},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Briongos Samira","year":"2020","unstructured":"Samira Briongos , Pedro Malag\u00f3n , Jos\u00e9 M Moya , and Thomas Eisenbarth . 2020 . RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks . In Proc. of the USENIX Security Symposium (USENIX). Samira Briongos, Pedro Malag\u00f3n, Jos\u00e9 M Moya, and Thomas Eisenbarth. 2020. RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks. In Proc. of the USENIX Security Symposium (USENIX)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. of the IEEE European Symposium on Security and Privacy (EuroS&P).","author":"Chen G.","unstructured":"G. Chen , S. Chen , Y. Xiao , Y. Zhang , Z. Lin , and T. H. Lai . 2019. SgxPectre: Stealing Intel Secrets from SGX Enclaves Via Speculative Execution . In Proc. of the IEEE European Symposium on Security and Privacy (EuroS&P). G. Chen, S. Chen, Y. Xiao, Y. Zhang, Z. Lin, and T. H. Lai. 2019. SgxPectre: Stealing Intel Secrets from SGX Enclaves Via Speculative Execution. In Proc. of the IEEE European Symposium on Security and Privacy (EuroS&P)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"e_1_3_2_1_14_1","article-title":"Understanding and Mitigating Covert Channels Through Branch Predictors","volume":"13","author":"Evtyushkin Dmitry","year":"2016","unstructured":"Dmitry Evtyushkin , Dmitry Ponomarev , and Nael Abu-Ghazaleh . 2016 . Understanding and Mitigating Covert Channels Through Branch Predictors . ACM Transactions on Architecture and Code Optimization (TACO) 13 , 1 ( 2016 ). Dmitry Evtyushkin, Dmitry Ponomarev, and Nael Abu-Ghazaleh. 2016. Understanding and Mitigating Covert Channels Through Branch Predictors. ACM Transactions on Architecture and Code Optimization (TACO) 13, 1 ( 2016 ).","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173204"},{"key":"e_1_3_2_1_16_1","unstructured":"Agner Fog et al. 2011. Instruction tables: Lists of instruction latencies throughputs and micro-operation breakdowns for Intel AMD and VIA CPUs. Copenhagen University College of Engineering 93 ( 2011 ) 110.  Agner Fog et al. 2011. Instruction tables: Lists of instruction latencies throughputs and micro-operation breakdowns for Intel AMD and VIA CPUs. Copenhagen University College of Engineering 93 ( 2011 ) 110."},{"key":"e_1_3_2_1_17_1","volume-title":"SpectreRewind: Leaking Secrets to Past Instructions. arXiv preprint arXiv","author":"Fustos Jacob","year":"2003","unstructured":"Jacob Fustos , Michael Bechtel , and Heechul Yun . 2020. SpectreRewind: Leaking Secrets to Past Instructions. arXiv preprint arXiv : 2003 . 12208 ( 2020 ). Jacob Fustos, Michael Bechtel, and Heechul Yun. 2020. SpectreRewind: Leaking Secrets to Past Instructions. arXiv preprint arXiv: 2003. 12208 ( 2020 )."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317914"},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. of the IEEE Symposium on Security and Privacy (S&P).","author":"Goguen J. A.","unstructured":"J. A. Goguen and J. Meseguer . 1982. Security Policies and Security Models . In Proc. of the IEEE Symposium on Security and Privacy (S&P). J. A. Goguen and J. Meseguer. 1982. Security Policies and Security Models. In Proc. of the IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.23018"},{"key":"e_1_3_2_1_21_1","volume-title":"Proc. of the International Conference on Information Security and Cryptology (ICISC).","author":"Gro\u00dfsch\u00e4dl Johann","year":"2009","unstructured":"Johann Gro\u00dfsch\u00e4dl , Elisabeth Oswald , Dan Page , and Michael Tunstall . 2009 . Side-Channel Analysis of Cryptographic Software via Early-Terminating Multiplications . In Proc. of the International Conference on Information Security and Cryptology (ICISC). Johann Gro\u00dfsch\u00e4dl, Elisabeth Oswald, Dan Page, and Michael Tunstall. 2009. Side-Channel Analysis of Cryptographic Software via Early-Terminating Multiplications. In Proc. of the International Conference on Information Security and Cryptology (ICISC)."},{"key":"e_1_3_2_1_22_1","volume-title":"Patterson","author":"Hennessy John L.","year":"2017","unstructured":"John L. Hennessy and David A . Patterson . 2017 . Computer Architecture, Sixth Edition : A Quantitative Approach (6th ed.). Morgan Kaufmann Publishers Inc . John L. Hennessy and David A. Patterson. 2017. Computer Architecture, Sixth Edition: A Quantitative Approach (6th ed.). Morgan Kaufmann Publishers Inc."},{"key":"e_1_3_2_1_23_1","volume-title":"SPEC CPU2006 Benchmark Descriptions. ACM SIGARCH Computer Architecture News 4 ( 2006 ), 1-17","author":"Henning John L","year":"2006","unstructured":"John L Henning . 2006 . SPEC CPU2006 Benchmark Descriptions. ACM SIGARCH Computer Architecture News 4 ( 2006 ), 1-17 . John L Henning. 2006. SPEC CPU2006 Benchmark Descriptions. ACM SIGARCH Computer Architecture News 4 ( 2006 ), 1-17."},{"key":"e_1_3_2_1_24_1","unstructured":"Jann Horn. 2018. Speculative execution variant 4: speculative store bypass. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id= 1528.  Jann Horn. 2018. Speculative execution variant 4: speculative store bypass. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id= 1528."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel. 2020. Refined Speculative Execution Terminology. https:\/\/software.int el. com\/security-software-guidance\/insights\/refined-speculative-executionterminology.  Intel. 2020. Refined Speculative Execution Terminology. https:\/\/software.int el. com\/security-software-guidance\/insights\/refined-speculative-executionterminology."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_2_1_27_1","volume-title":"Superscalar Microprocessor Design","author":"Johnson Mike","unstructured":"Mike Johnson . 1991. Superscalar Microprocessor Design . Prentice Hall Englewood Clifs , New Jersey . Mike Johnson. 1991. Superscalar Microprocessor Design. Prentice Hall Englewood Clifs, New Jersey."},{"key":"e_1_3_2_1_28_1","volume-title":"Proc. of the Design Automation Conference (DAC).","author":"Khasawneh Khaled N.","unstructured":"Khaled N. Khasawneh , Esmaeil Mohammadian Koruyeh , Chengyu Song , Dmitry Evtyushkin , Dmitry Ponomarev , and Nael B . Abu-Ghazaleh. 2019. SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation . In Proc. of the Design Automation Conference (DAC). Khaled N. Khasawneh, Esmaeil Mohammadian Koruyeh, Chengyu Song, Dmitry Evtyushkin, Dmitry Ponomarev, and Nael B. Abu-Ghazaleh. 2019. SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation. In Proc. of the Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"e_1_3_2_1_30_1","volume-title":"Speculative Bufer Overflows: Attacks and Defenses. arXiv preprint arXiv","author":"Kiriansky Vladimir","year":"1807","unstructured":"Vladimir Kiriansky and Carl Waldspurger . 2018. Speculative Bufer Overflows: Attacks and Defenses. arXiv preprint arXiv : 1807 .03757, Article arXiv : 1807. 03757 ( 2018 ). arXiv: 1807. 03757 [cs.CR] Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative Bufer Overflows: Attacks and Defenses. arXiv preprint arXiv: 1807.03757, Article arXiv : 1807. 03757 ( 2018 ). arXiv: 1807. 03757 [cs.CR]"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_32_1","volume-title":"Proc. of the USENIX Workshop on Ofensive Technologies (WOOT).","author":"Koruyeh Esmaeil Mohammadian","year":"2018","unstructured":"Esmaeil Mohammadian Koruyeh , Khaled N. Khasawneh , Chengyu Song , and Nael Abu-Ghazaleh . 2018 . Spectre Returns! Speculation Attacks using the Return Stack Bufer . In Proc. of the USENIX Workshop on Ofensive Technologies (WOOT). Esmaeil Mohammadian Koruyeh, Khaled N. Khasawneh, Chengyu Song, and Nael Abu-Ghazaleh. 2018. Spectre Returns! Speculation Attacks using the Return Stack Bufer. In Proc. of the USENIX Workshop on Ofensive Technologies (WOOT)."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00043"},{"key":"e_1_3_2_1_34_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading Kernel Memory from User Space . In Proc. of the USENIX Security Symposium (USENIX). Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In Proc. of the USENIX Security Symposium (USENIX)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_38_1","volume-title":"Proc. of the IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Saileshwar Gururaj","unstructured":"Gururaj Saileshwar and Moinuddin K. Qureshi . 2019. CleanupSpec: An \"Undo\" Approach to Safe Speculation . In Proc. of the IEEE\/ACM International Symposium on Microarchitecture (MICRO). Gururaj Saileshwar and Moinuddin K. Qureshi. 2019. CleanupSpec: An \"Undo\" Approach to Safe Speculation. In Proc. of the IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322216"},{"key":"e_1_3_2_1_40_1","unstructured":"Jay Schulist Daniel Borkmann and Alexei Starovoitov. 2018. Linux Socket Filtering aka Berkeley Packet Filter (BPF). https:\/\/www.kernel.org\/doc\/Docum entation\/networking\/filter.txt.  Jay Schulist Daniel Borkmann and Alexei Starovoitov. 2018. Linux Socket Filtering aka Berkeley Packet Filter (BPF). https:\/\/www.kernel.org\/doc\/Docum entation\/networking\/filter.txt."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-70972-7_13"},{"key":"e_1_3_2_1_43_1","volume-title":"Article arXiv","author":"Schwarz Michael","year":"1905","unstructured":"Michael Schwarz , Robert Schilling , Florian Kargl , Moritz Lipp , Claudio Canella , and Daniel Gruss . 2019. ConTExT: Leakage-Free Transient Execution. arXiv e-prints , Article arXiv : 1905 . 09100 (May 2019 ). arXiv: 1905. 09100 [cs.CR] Michael Schwarz, Robert Schilling, Florian Kargl, Moritz Lipp, Claudio Canella, and Daniel Gruss. 2019. ConTExT: Leakage-Free Transient Execution. arXiv e-prints, Article arXiv: 1905. 09100 (May 2019 ). arXiv: 1905. 09100 [cs.CR]"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_47_1","volume-title":"Proc. of the ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Taram Mohammadkazem","year":"2019","unstructured":"Mohammadkazem Taram , Ashish Venkat , and Dean Tullsen . 2019 . ContextSensitive Fencing : Securing Speculative Execution via Microcode Customization . In Proc. of the ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Mohammadkazem Taram, Ashish Venkat, and Dean Tullsen. 2019. ContextSensitive Fencing : Securing Speculative Execution via Microcode Customization. In Proc. of the ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"e_1_3_2_1_49_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck , Marina Minkin , Ofir Weisse , Daniel Genkin , Baris Kasikci , Frank Piessens , Mark Silberstein , Thomas F. Wenisch , Yuval Yarom , and Raoul Strackx . 2018 . Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution . In Proc. of the USENIX Security Symposium (USENIX). Jo Van Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, and Raoul Strackx. 2018. Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution. In Proc. of the USENIX Security Symposium (USENIX)."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386008"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23409"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"key":"e_1_3_2_1_54_1","volume-title":"Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch, and Yuval Yarom.","author":"Weisse Ofir","year":"2018","unstructured":"Ofir Weisse , Jo Van Bulck , Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch, and Yuval Yarom. 2018 . Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. Technical report ( 2018 ). Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch, and Yuval Yarom. 2018. Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. Technical report ( 2018 )."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00021"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"e_1_3_2_1_58_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . Flush+Reload: A high resolution, low noise, L3 cache side-channel attack . In Proc. of the USENIX Security Symposium (USENIX). Yuval Yarom and Katrina Falkner. 2014. Flush+Reload: A high resolution, low noise, L3 cache side-channel attack. In Proc. of the USENIX Security Symposium (USENIX)."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0152-y"},{"key":"e_1_3_2_1_60_1","volume-title":"Proc. of the Symposium on Network and Distributed System Security (NDSS). https:\/\/eprint.iacr.org\/ 2018 \/808","author":"Yu Jiyong","unstructured":"Jiyong Yu , Lucas Hsiung , Mohamad El Hajj , and Christopher W. Fletcher . 2019. Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing . In Proc. of the Symposium on Network and Distributed System Security (NDSS). https:\/\/eprint.iacr.org\/ 2018 \/808 . Jiyong Yu, Lucas Hsiung, Mohamad El Hajj, and Christopher W. Fletcher. 2019. Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing. In Proc. of the Symposium on Network and Distributed System Security (NDSS). https:\/\/eprint.iacr.org\/ 2018 \/808."},{"key":"e_1_3_2_1_61_1","volume-title":"Proc. of the ACM\/IEEE International Symposium on Computer Architecture (ISCA).","author":"Yu Jiyong","unstructured":"Jiyong Yu , Namrata Mantri , Josep Torrellas , Adam Morrison , and Christopher W. Fletcher . 2020. Speculative Data-Oblivious Execution (SDO): Mobilizing Safe Prediction For Safe and Eficient Speculative Execution . In Proc. of the ACM\/IEEE International Symposium on Computer Architecture (ISCA). Jiyong Yu, Namrata Mantri, Josep Torrellas, Adam Morrison, and Christopher W. Fletcher. 2020. Speculative Data-Oblivious Execution (SDO): Mobilizing Safe Prediction For Safe and Eficient Speculative Execution. In Proc. of the ACM\/IEEE International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_62_1","volume-title":"Proc. of the IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Yu Jiyong","unstructured":"Jiyong Yu , Mengjia Yan , Artem Khyzha , Adam Morrison , Josep Torrellas , and Christopher W. Fletcher . 2019. Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data . In Proc. of the IEEE\/ACM International Symposium on Microarchitecture (MICRO). Jiyong Yu, Mengjia Yan, Artem Khyzha, Adam Morrison, Josep Torrellas, and Christopher W. Fletcher. 2019. Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data. In Proc. of the IEEE\/ACM International Symposium on Microarchitecture (MICRO)."}],"event":{"name":"ASPLOS '21: 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Virtual USA","acronym":"ASPLOS '21","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446708","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3445814.3446708","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3445814.3446708","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3445814.3446708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:14Z","timestamp":1750195694000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446708"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,17]]},"references-count":62,"alternative-id":["10.1145\/3445814.3446708","10.1145\/3445814"],"URL":"https:\/\/doi.org\/10.1145\/3445814.3446708","relation":{},"subject":[],"published":{"date-parts":[[2021,4,17]]},"assertion":[{"value":"2021-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}