{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:29Z","timestamp":1750220549485,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":63,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,4,17]],"date-time":"2021-04-17T00:00:00Z","timestamp":1618617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2020-HW2995"],"award-info":[{"award-number":["2020-HW2995"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1763658"],"award-info":[{"award-number":["1763658"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,4,19]]},"DOI":"10.1145\/3445814.3446716","type":"proceedings-article","created":{"date-parts":[[2021,4,11]],"date-time":"2021-04-11T17:06:26Z","timestamp":1618160786000},"page":"1061-1076","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Jamais vu: thwarting microarchitectural replay attacks"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0289-5499","authenticated-orcid":false,"given":"Dimitrios","family":"Skarlatos","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7231-7416","authenticated-orcid":false,"given":"Zirui Neil","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9552-8216","authenticated-orcid":false,"given":"Riccardo","family":"Paccagnella","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher W.","family":"Fletcher","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229285.1266999"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2007.4"},{"key":"e_1_3_2_1_3_1","volume-title":"Ullman","author":"Aho Alfred V.","year":"1986","unstructured":"Alfred V. Aho , Ravi Sethi , and Jefrey D . Ullman . 1986 . Compilers : Principles, Techniques, and Tools. Addison-Wesley Longman Publishing Co. , Inc., USA. Alfred V. Aho, Ravi Sethi, and Jefrey D. Ullman. 1986. Compilers: Principles, Techniques, and Tools. Addison-Wesley Longman Publishing Co., Inc., USA."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00066"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.44"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_2_1_7_1","volume-title":"Wood","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , and David A . Wood . 2011 . The Gem5 Simulator. ACM SIGARCH Computer Architecture News ( 2011 ). Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The Gem5 Simulator. ACM SIGARCH Computer Architecture News ( 2011 )."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Burton H. Bloom. 1970. Space\/Time Trade-Ofs in Hash Coding with Allowable Errors. Commun. ACM (July 1970 ).  Burton H. Bloom. 1970. Space\/Time Trade-Ofs in Hash Coding with Allowable Errors. Commun. ACM (July 1970 ).","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00024"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3052973.3053007"},{"key":"e_1_3_2_1_12_1","volume-title":"Secure TLBs. In Proc. of the ACM\/IEEE International Symposium on Computer Architecture (ISCA).","author":"Deng Shuwen","year":"2019","unstructured":"Shuwen Deng , Wenjie Xiong , and Jakub Szefer . 2019 . Secure TLBs. In Proc. of the ACM\/IEEE International Symposium on Computer Architecture (ISCA). Shuwen Deng, Wenjie Xiong, and Jakub Szefer. 2019. Secure TLBs. In Proc. of the ACM\/IEEE International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Dessouky Ghada","year":"2020","unstructured":"Ghada Dessouky , Tommaso Frassetto , and Ahmad-Reza Sadeghi . 2020 . HybCache: Hybrid Side-Channel-Resilient Caches for Trusted Execution Environments . In Proc. of the USENIX Security Symposium (USENIX). Ghada Dessouky, Tommaso Frassetto, and Ahmad-Reza Sadeghi. 2020. HybCache: Hybrid Side-Channel-Resilient Caches for Trusted Execution Environments. In Proc. of the USENIX Security Symposium (USENIX)."},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Disselkoen Craig","year":"2017","unstructured":"Craig Disselkoen , David Kohlbrenner , Leo Porter , and Dean Tullsen . 2017 . Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX . In Proc. of the USENIX Security Symposium (USENIX). Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean Tullsen. 2017. Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX. In Proc. of the USENIX Security Symposium (USENIX)."},{"volume-title":"Parallel Computer Organization and Design","author":"Dubois Michel","key":"e_1_3_2_1_15_1","unstructured":"Michel Dubois , Murali Annavaram , and Per Stenstrm . 2012. Parallel Computer Organization and Design . Cambridge University Press . Michel Dubois, Murali Annavaram, and Per Stenstrm. 2012. Parallel Computer Organization and Design. Cambridge University Press."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173204"},{"key":"e_1_3_2_1_18_1","volume-title":"Broder","author":"Fan Li","year":"2000","unstructured":"Li Fan , Pei Cao , Jussara Almeida , and Andrei Z . Broder . 2000 . Summary Cache : A Scalable Wide-Area Web Cache Sharing Protocol. IEEE\/ACM Trans. Netw . ( 2000 ). Li Fan, Pei Cao, Jussara Almeida, and Andrei Z. Broder. 2000. Summary Cache: A Scalable Wide-Area Web Cache Sharing Protocol. IEEE\/ACM Trans. Netw. ( 2000 )."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134029"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.23018"},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Gras Ben","year":"2018","unstructured":"Ben Gras , Kaveh Razavi , Herbert Bos , and Cristiano Giufrida . 2018 . Translation Leak-aside Bufer: Defeating Cache Side-channel Protections with TLB Attacks . In Proc. of the USENIX Security Symposium (USENIX). Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giufrida. 2018. Translation Leak-aside Bufer: Defeating Cache Side-channel Protections with TLB Attacks. In Proc. of the USENIX Security Symposium (USENIX)."},{"key":"e_1_3_2_1_23_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Gruss Daniel","year":"2017","unstructured":"Daniel Gruss , Julian Lettner , Felix Schuster , Olya Ohrimenko , Istvan Haller , and Manuel Costa . 2017 . Strong and Eficient Cache Side-Channel Protection using Hardware Transactional Memory . In Proc. of the USENIX Security Symposium (USENIX). Daniel Gruss, Julian Lettner, Felix Schuster, Olya Ohrimenko, Istvan Haller, and Manuel Costa. 2017. Strong and Eficient Cache Side-Channel Protection using Hardware Transactional Memory. In Proc. of the USENIX Security Symposium (USENIX)."},{"key":"e_1_3_2_1_24_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Gruss Daniel","year":"2015","unstructured":"Daniel Gruss , Raphael Spreitzer , and Stefan Mangard . 2015 . Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches . In Proc. of the USENIX Security Symposium (USENIX). Daniel Gruss, Raphael Spreitzer, and Stefan Mangard. 2015. Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In Proc. of the USENIX Security Symposium (USENIX)."},{"volume-title":"Proc. of the IEEE Symposium on Security and Privacy (S&P).","author":"Gullasch D.","key":"e_1_3_2_1_25_1","unstructured":"D. Gullasch , E. Bangerter , and S. Krenn . 2011. Cache Games-Bringing AccessBased Cache Attacks on AES to Practice . In Proc. of the IEEE Symposium on Security and Privacy (S&P). D. Gullasch, E. Bangerter, and S. Krenn. 2011. Cache Games-Bringing AccessBased Cache Attacks on AES to Practice. In Proc. of the IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_26_1","article-title":"False Negative Problem of Counting Bloom Filter","volume":"22","author":"Guo D.","year":"2010","unstructured":"D. Guo , Y. Liu , X. Li , and P. Yang . 2010 . False Negative Problem of Counting Bloom Filter . IEEE Transactions on Knowledge and Data Engineering 22 , 5 ( 2010 ), 651-664. D. Guo, Y. Liu, X. Li, and P. Yang. 2010. False Negative Problem of Counting Bloom Filter. IEEE Transactions on Knowledge and Data Engineering 22, 5 ( 2010 ), 651-664.","journal-title":"IEEE Transactions on Knowledge and Data Engineering"},{"key":"e_1_3_2_1_27_1","article-title":"SimPoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"Hamerly Greg","year":"2005","unstructured":"Greg Hamerly , Erez Perelman , Jeremy Lau , and Brad Calder . 2005 . SimPoint 3.0: Faster and more flexible program phase analysis . Journal of Instruction Level Parallelism 7 , 4 ( 2005 ), 1-28. Greg Hamerly, Erez Perelman, Jeremy Lau, and Brad Calder. 2005. SimPoint 3.0: Faster and more flexible program phase analysis. Journal of Instruction Level Parallelism 7, 4 ( 2005 ), 1-28.","journal-title":"Journal of Instruction Level Parallelism"},{"volume-title":"Computer Architecture: a Quantitative Approach","author":"Hennessy John L","key":"e_1_3_2_1_28_1","unstructured":"John L Hennessy and David A Patterson . 2011. Computer Architecture: a Quantitative Approach . Elsevier . John L Hennessy and David A Patterson. 2011. Computer Architecture: a Quantitative Approach. Elsevier."},{"key":"e_1_3_2_1_29_1","unstructured":"Intel. 2019. Intel 64 and IA-32 Architectures Software Developer's Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/6 4-ia-32-architectures-software-developer-instruction-set-reference-manual325383.pdf.  Intel. 2019. Intel 64 and IA-32 Architectures Software Developer's Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/6 4-ia-32-architectures-software-developer-instruction-set-reference-manual325383.pdf."},{"key":"e_1_3_2_1_30_1","unstructured":"Intel. 2020. Intel 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/software.intel.com\/content\/dam\/develop\/public\/us\/en\/documents\/64-ia-32-architectures-optimization-manual.pdf.  Intel. 2020. Intel 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/software.intel.com\/content\/dam\/develop\/public\/us\/en\/documents\/64-ia-32-architectures-optimization-manual.pdf."},{"key":"e_1_3_2_1_31_1","unstructured":"Intel. 2020. Intel VTune Profiler. https:\/\/software.intel.com\/content\/www\/us\/en \/develop\/tools\/vtune-profiler.html.  Intel. 2020. Intel VTune Profiler. https:\/\/software.intel.com\/content\/www\/us\/en \/develop\/tools\/vtune-profiler.html."},{"volume-title":"Superscalar Microprocessor Design","author":"Johnson Mike","key":"e_1_3_2_1_32_1","unstructured":"Mike Johnson . 1991. Superscalar Microprocessor Design . Prentice Hall Englewood Clifs , New Jersey . Mike Johnson. 1991. Superscalar Microprocessor Design. Prentice Hall Englewood Clifs, New Jersey."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897962"},{"key":"e_1_3_2_1_34_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX Security).","author":"Kim Taesoo","year":"2012","unstructured":"Taesoo Kim , Marcus Peinado , and Gloria Mainar-Ruiz . 2012 . STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud . In Proc. of the USENIX Security Symposium (USENIX Security). Taesoo Kim, Marcus Peinado, and Gloria Mainar-Ruiz. 2012. STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud. In Proc. of the USENIX Security Symposium (USENIX Security)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"volume-title":"Testing statistical hypotheses","author":"Lehmann Erich L","key":"e_1_3_2_1_36_1","unstructured":"Erich L Lehmann and Joseph P Romano . 2006. Testing statistical hypotheses . Springer Science & Business Media . Erich L Lehmann and Joseph P Romano. 2006. Testing statistical hypotheses. Springer Science & Business Media."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"e_1_3_2_1_38_1","volume-title":"Proc. of the IEEE Symposium on Security and Privacy (S&P).","author":"Liu Fangfei","year":"2015","unstructured":"Fangfei Liu , Yuval Yarom , Qian Ge , Gernot Heiser , and Ruby B Lee . 2015 . LastLevel Cache Side-Channel Attacks are Practical . In Proc. of the IEEE Symposium on Security and Privacy (S&P). Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B Lee. 2015. LastLevel Cache Side-Channel Attacks are Practical. In Proc. of the IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-018-0611-9"},{"key":"e_1_3_2_1_40_1","volume-title":"Proc. of the International Workshop on Selected Areas in Cryptography (SAC).","author":"Neve Michael","year":"2006","unstructured":"Michael Neve and Jean-Pierre Seifert . 2006 . Advances on Access-Driven Cache Attacks on AES . In Proc. of the International Workshop on Selected Areas in Cryptography (SAC). Michael Neve and Jean-Pierre Seifert. 2006. Advances on Access-Driven Cache Attacks on AES. In Proc. of the International Workshop on Selected Areas in Cryptography (SAC)."},{"key":"e_1_3_2_1_41_1","volume-title":"Proc. of the USENIX Annual Technical Conference (ATC).","author":"Oleksenko Oleksii","year":"2018","unstructured":"Oleksii Oleksenko , Bohdan Trach , Robert Krahn , Mark Silberstein , and Christof Fetzer . 2018 . Varys: Protecting SGX enclaves from practical side-channel attacks . In Proc. of the USENIX Annual Technical Conference (ATC). Oleksii Oleksenko, Bohdan Trach, Robert Krahn, Mark Silberstein, and Christof Fetzer. 2018. Varys: Protecting SGX enclaves from practical side-channel attacks. In Proc. of the USENIX Annual Technical Conference (ATC)."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387541"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_44_1","unstructured":"Arash Partow. 2020. C+ + Bloom Filter Library. https:\/\/github.com\/ArashPartow \/bloom.  Arash Partow. 2020. C+ + Bloom Filter Library. https:\/\/github.com\/ArashPartow \/bloom."},{"key":"e_1_3_2_1_45_1","volume-title":"Proc. of the Technical BSD Conference (BSDCan).","author":"Percival Colin","year":"2005","unstructured":"Colin Percival . 2005 . Cache Missing For Fun And Profit . In Proc. of the Technical BSD Conference (BSDCan). Colin Percival. 2005. Cache Missing For Fun And Profit. In Proc. of the Technical BSD Conference (BSDCan)."},{"key":"e_1_3_2_1_46_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl , Daniel Gruss , Cl\u00e9mentine Maurice , Michael Schwarz , and Stefan Mangard . 2016 . DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks . In Proc. of the USENIX Security Symposium (USENIX). Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In Proc. of the USENIX Security Symposium (USENIX)."},{"key":"e_1_3_2_1_47_1","unstructured":"Radare2. 2020. UNIX-like reverse engineering framework and command-line toolset. https:\/\/github.com\/radareorg\/radare2.  Radare2. 2020. UNIX-like reverse engineering framework and command-line toolset. https:\/\/github.com\/radareorg\/radare2."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00017"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23193"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322228"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"Robert M Tomasulo. 1967. An Eficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal of Res. and Dev. 1 ( 1967 ) 25-33.  Robert M Tomasulo. 1967. An Eficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal of Res. and Dev. 1 ( 1967 ) 25-33.","DOI":"10.1147\/rd.111.0025"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00012"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152706"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00042"},{"volume-title":"Proc. of the ACM Conference on Computer and Communications Security (CCS).","author":"Wang Wenhao","key":"e_1_3_2_1_55_1","unstructured":"Wenhao Wang , Guoxing Chen , Xiaorui Pan , Yinqian Zhang , XiaoFeng Wang , Vincent Bindschaedler , Haixu Tang , and Carl A. Gunter . 2017. Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX . In Proc. of the ACM Conference on Computer and Communications Security (CCS). Wenhao Wang, Guoxing Chen, Xiaorui Pan, Yinqian Zhang, XiaoFeng Wang, Vincent Bindschaedler, Haixu Tang, and Carl A. Gunter. 2017. Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX. In Proc. of the ACM Conference on Computer and Communications Security (CCS)."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2006.20"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.45"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"e_1_3_2_1_60_1","volume-title":"Proc. of the USENIX Security Symposium (USENIX).","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack . In Proc. of the USENIX Security Symposium (USENIX). Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack. In Proc. of the USENIX Security Symposium (USENIX)."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0152-y"},{"key":"e_1_3_2_1_62_1","volume-title":"Proc. of the ACM Conference on Computer and Communications Security (CCS).","author":"Zhang Yinqian","year":"2012","unstructured":"Yinqian Zhang , Ari Juels , Michael K. Reiter , and Thomas Ristenpart . 2012 . CrossVM Side Channels and Their Use to Extract Private Keys . In Proc. of the ACM Conference on Computer and Communications Security (CCS). Yinqian Zhang, Ari Juels, Michael K. Reiter, and Thomas Ristenpart. 2012. CrossVM Side Channels and Their Use to Extract Private Keys. In Proc. of the ACM Conference on Computer and Communications Security (CCS)."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978324"}],"event":{"name":"ASPLOS '21: 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Virtual USA","acronym":"ASPLOS '21"},"container-title":["Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446716","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3445814.3446716","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3445814.3446716","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3445814.3446716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:14Z","timestamp":1750195694000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446716"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,17]]},"references-count":63,"alternative-id":["10.1145\/3445814.3446716","10.1145\/3445814"],"URL":"https:\/\/doi.org\/10.1145\/3445814.3446716","relation":{},"subject":[],"published":{"date-parts":[[2021,4,17]]},"assertion":[{"value":"2021-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}