{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T18:26:15Z","timestamp":1780338375648,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":95,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,4,17]],"date-time":"2021-04-17T00:00:00Z","timestamp":1618617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,4,19]]},"DOI":"10.1145\/3445814.3446719","type":"proceedings-article","created":{"date-parts":[[2021,4,11]],"date-time":"2021-04-11T17:06:26Z","timestamp":1618160786000},"page":"702-716","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":57,"title":["Reducing solid-state drive read latency by optimizing read-retry"],"prefix":"10.1145","author":[{"given":"Jisung","family":"Park","sequence":"first","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Myungsuk","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea \/ Kyungpook National University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Myoungjun","family":"Chun","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lois","family":"Orosa","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jihong","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"https:\/\/github.com\/CMU-SAFARI\/MQSim","author":"GitHub Repository Sim","year":"2018","unstructured":"MQ Sim GitHub Repository . https:\/\/github.com\/CMU-SAFARI\/MQSim . 2018 . MQSim GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/MQSim. 2018."},{"key":"e_1_3_2_1_2_1","volume-title":"\u00dcber die Dissociationsw\u00e4rme und den Einfluss der Temperatur auf den Dissociationsgrad der Elektrolyte. Z. Phys. Chem","author":"Arrhenius Svante","year":"1889","unstructured":"Svante Arrhenius . \u00dcber die Dissociationsw\u00e4rme und den Einfluss der Temperatur auf den Dissociationsgrad der Elektrolyte. Z. Phys. Chem . 1889 . Svante Arrhenius. \u00dcber die Dissociationsw\u00e4rme und den Einfluss der Temperatur auf den Dissociationsgrad der Elektrolyte. Z. Phys. Chem. 1889."},{"key":"e_1_3_2_1_3_1","volume-title":"A Survey of 3D NAND Flash Memory. EECS International Graduate Program","author":"Arya Pranav","year":"2012","unstructured":"Pranav Arya . A Survey of 3D NAND Flash Memory. EECS International Graduate Program , National Chiao Tung University . 2012 . Pranav Arya. A Survey of 3D NAND Flash Memory. EECS International Graduate Program, National Chiao Tung University. 2012."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254766"},{"key":"e_1_3_2_1_5_1","volume-title":"Ray-Chaudhuri. On a Class of Error Correcting Binary Group Codes. Inf. Ctrl","author":"Bose Raj Chandra","year":"1960","unstructured":"Raj Chandra Bose and Dwijendra K . Ray-Chaudhuri. On a Class of Error Correcting Binary Group Codes. Inf. Ctrl . 1960 . Raj Chandra Bose and Dwijendra K. Ray-Chaudhuri. On a Class of Error Correcting Binary Group Codes. Inf. Ctrl. 1960."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. IEEE.","author":"Cai Yu","year":"2017","unstructured":"Yu Cai , Saugata Ghose , Erich F. Haratsch , Yixin Luo , and Onur Mutlu . Error Characterization , Mitigation, and Recovery in Flash-memory-based Solid-state Drives . Proc. IEEE. 2017 . Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu. Error Characterization, Mitigation, and Recovery in Flash-memory-based Solid-state Drives. Proc. IEEE. 2017."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-0599-3_9"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.61"},{"key":"e_1_3_2_1_9_1","volume-title":"DATE.","author":"Cai Yu","year":"2012","unstructured":"Yu Cai , Erich F. Haratsch , Onur Mutlu , and Ken Mai . Error Patterns in MLC NAND Flash Memory: Measurement, Characterization, and Analysis . In DATE. 2012 . Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai. Error Patterns in MLC NAND Flash Memory: Measurement, Characterization, and Analysis. In DATE. 2012."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.49"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"e_1_3_2_1_14_1","volume-title":"Error Analysis and Retention-aware Management for NAND Flash Memory. Intel Tech. J","author":"Cai Yu","year":"2013","unstructured":"Yu Cai , Gulay Yalcin , Onur Mutlu , Erich F. Haratsch , Adrian Crista , Osman S. Unsal , Error Analysis and Retention-aware Management for NAND Flash Memory. Intel Tech. J . 2013 . Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Crista, Osman S. Unsal, et al. Error Analysis and Retention-aware Management for NAND Flash Memory. Intel Tech. J. 2013."},{"key":"e_1_3_2_1_15_1","volume-title":"et al","author":"Cai Yu","year":"2012","unstructured":"Yu Cai , Gulay Yalcin , Onur Mutlu , Erich F. Haratsch , Adrian Cristal , Osman S. Unsal , et al . Flash Correct-and-refresh : Retention-aware Error Management for Increased Flash Memory Lifetime. In ICCD. 2012 . Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman S. Unsal, et al. Flash Correct-and-refresh: Retention-aware Error Management for Increased Flash Memory Lifetime. In ICCD. 2012."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2591994"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.13.0212.0273"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.186"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479011"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_24_1","volume-title":"FMS.","author":"Cox Alvin","year":"2011","unstructured":"Alvin Cox . JEDEC SSD Endurance Workloads . In FMS. 2011 . Alvin Cox. JEDEC SSD Endurance Workloads. In FMS. 2011."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196136"},{"key":"e_1_3_2_1_26_1","volume-title":"Improving the Reliability of Chip-of Forensic Analysis of NAND Flash Memory Devices. Digital Investigation","author":"Fukami Aya","year":"2017","unstructured":"Aya Fukami , Saugata Ghose , Yixin Luo , Yu Cai , and Onur Mutlu . Improving the Reliability of Chip-of Forensic Analysis of NAND Flash Memory Devices. Digital Investigation . 2017 . Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, and Onur Mutlu. Improving the Reliability of Chip-of Forensic Analysis of NAND Flash Memory Devices. Digital Investigation. 2017."},{"key":"e_1_3_2_1_27_1","volume-title":"Low-density Parity-check Codes","author":"Gallager Robert","year":"1962","unstructured":"Robert Gallager . Low-density Parity-check Codes . IEEE TIT. 1962 . Robert Gallager. Low-density Parity-check Codes. IEEE TIT. 1962."},{"key":"e_1_3_2_1_28_1","volume-title":"An Integrated Approach for Managing Read Disturbs in High-density NAND Flash Memory","author":"Ha Keonsoo","year":"2015","unstructured":"Keonsoo Ha , Jaeyong Jeong , and Jihong Kim . An Integrated Approach for Managing Read Disturbs in High-density NAND Flash Memory . IEEE TCAD. 2015 . Keonsoo Ha, Jaeyong Jeong, and Jihong Kim. An Integrated Approach for Managing Read Disturbs in High-density NAND Flash Memory. IEEE TCAD. 2015."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063117"},{"key":"e_1_3_2_1_33_1","volume-title":"VLSI.","author":"Jang Jaehoon","year":"2009","unstructured":"Jaehoon Jang , Han-Soo Kim , Wonseok Cho , Hoosung Cho , Jinho Kim , Sun Il Shim, et al. Vertical Cell Array Using TCAT (Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory . In VLSI. 2009 . Jaehoon Jang, Han-Soo Kim, Wonseok Cho, Hoosung Cho, Jinho Kim, Sun Il Shim, et al. Vertical Cell Array Using TCAT (Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory. In VLSI. 2009."},{"key":"e_1_3_2_1_34_1","volume-title":"Solid-State Drive ( SSD) Requirements and Endurance Test Method. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd218b01","author":"JEDEC.","year":"2016","unstructured":"JEDEC. JESD218B.01 : Solid-State Drive ( SSD) Requirements and Endurance Test Method. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd218b01 . 2016 . JEDEC. JESD218B.01: Solid-State Drive ( SSD) Requirements and Endurance Test Method. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd218b01. 2016."},{"key":"e_1_3_2_1_35_1","volume-title":"Sungjin Lee, and Jihong Kim. Lifetime Improvement of NAND Flash-based Storage Systems Using Dynamic Program and Erase Scaling. In FAST.","author":"Jeong Jaeyong","year":"2014","unstructured":"Jaeyong Jeong , Sangwook Shane Hahn , Sungjin Lee, and Jihong Kim. Lifetime Improvement of NAND Flash-based Storage Systems Using Dynamic Program and Erase Scaling. In FAST. 2014 . Jaeyong Jeong, Sangwook Shane Hahn, Sungjin Lee, and Jihong Kim. Lifetime Improvement of NAND Flash-based Storage Systems Using Dynamic Program and Erase Scaling. In FAST. 2014."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835961"},{"key":"e_1_3_2_1_37_1","volume-title":"Kyung-Tae Kang, et al. 256Gb 3b\/Cell V-NAND Flash Memory with 48 Stacked WL Layers. In ISSCC.","author":"Kang Dongku","year":"2016","unstructured":"Dongku Kang , Woopyo Jeong , Chulbum Kim , Doo-Hyun Kim , Yong Sung Cho , Kyung-Tae Kang, et al. 256Gb 3b\/Cell V-NAND Flash Memory with 48 Stacked WL Layers. In ISSCC. 2016 . Dongku Kang, Woopyo Jeong, Chulbum Kim, Doo-Hyun Kim, Yong Sung Cho, Kyung-Tae Kang, et al. 256Gb 3b\/Cell V-NAND Flash Memory with 48 Stacked WL Layers. In ISSCC. 2016."},{"key":"e_1_3_2_1_38_1","volume-title":"VLSI.","author":"Katsumata Ryota","year":"2009","unstructured":"Ryota Katsumata , Masaru Kito , Yoshiaki Fukuzumi , Masaru Kido , Hiroyasu Tanaka , Yosuke Komori , Pipe-shaped BiCS Flash Memory with 16 Stacked Layers and Multi-level-cell Operation for Ultra High Density Storage Devices . In VLSI. 2009 . Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Masaru Kido, Hiroyasu Tanaka, Yosuke Komori, et al. Pipe-shaped BiCS Flash Memory with 16 Stacked Layers and Multi-level-cell Operation for Ultra High Density Storage Devices. In VLSI. 2009."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"e_1_3_2_1_41_1","volume-title":"A Case for Memory Content-based Detection and Mitigation of Datadependent Failures in DRAM","author":"Khan Samira","year":"2016","unstructured":"Samira Khan , Chris Wilkerson , Donghyuk Lee , Alaa R. Alameldeen , and Onur Mutlu . A Case for Memory Content-based Detection and Mitigation of Datadependent Failures in DRAM . IEEE CAL. 2016 . Samira Khan, Chris Wilkerson, Donghyuk Lee, Alaa R. Alameldeen, and Onur Mutlu. A Case for Memory Content-based Detection and Mitigation of Datadependent Failures in DRAM. IEEE CAL. 2016."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185341"},{"key":"e_1_3_2_1_44_1","volume-title":"ISSCC.","author":"Kim Doo-Hyun","year":"2020","unstructured":"Doo-Hyun Kim , Hyunggon Kim , Sungwon Yun , Youngsun Song , Jisu Kim , SungMin Joe , A 1Tb 4b\/cell NAND Flash Memory with tPROG=2ms, tR= 110 s and 1.2Gb\/s High-Speed IO Rate . In ISSCC. 2020 . Doo-Hyun Kim, Hyunggon Kim, Sungwon Yun, Youngsun Song, Jisu Kim, SungMin Joe, et al. A 1Tb 4b\/cell NAND Flash Memory with tPROG=2ms, tR= 110 s and 1.2Gb\/s High-Speed IO Rate. In ISSCC. 2020."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00051"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00026"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00011"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062264"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378490"},{"key":"e_1_3_2_1_50_1","volume-title":"USENIX ATC.","author":"Kim Shine","year":"2019","unstructured":"Shine Kim , Jonghyun Bae , Hakbeom Jang , Wenjing Jin , Jeonghun Gong , Seungyeon Lee , Practical Erase Suspension for Modern Low-latency SSDs . In USENIX ATC. 2019 . Shine Kim, Jonghyun Bae, Hakbeom Jang, Wenjing Jin, Jeonghun Gong, Seungyeon Lee, et al. Practical Erase Suspension for Modern Low-latency SSDs. In USENIX ATC. 2019."},{"key":"e_1_3_2_1_51_1","volume-title":"Highperformance Deep Neural Network Inference Using Approximate DRAM. In MICRO.","author":"Koppula Skanda","year":"2019","unstructured":"Skanda Koppula , Lois Orosa , A. Giray Yaglikci , Roknoddin Azizi , Taha Shahroodi , Konstantions Kanellopoulos , et al. EDEN: Enabling Energy-eficient , Highperformance Deep Neural Network Inference Using Approximate DRAM. In MICRO. 2019 . Skanda Koppula, Lois Orosa, A. Giray Yaglikci, Roknoddin Azizi, Taha Shahroodi, Konstantions Kanellopoulos, et al. EDEN: Enabling Energy-eficient, Highperformance Deep Neural Network Inference Using Approximate DRAM. In MICRO. 2019."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_54_1","first-page":"850","article-title":"Flash Memory System and Read Method","volume":"8","author":"Lee Sang-Hoon","year":"2014","unstructured":"Sang-Hoon Lee . Flash Memory System and Read Method in Flash Memory System. US Patent 8 , 850 , 292. 2014 . Sang-Hoon Lee. Flash Memory System and Read Method in Flash Memory System. US Patent 8, 850, 292. 2014.","journal-title":"Flash Memory System. US Patent"},{"key":"e_1_3_2_1_55_1","first-page":"423","article-title":"Random Cache Read Using a Double Memory","volume":"7","author":"Leong Nancy","year":"2008","unstructured":"Nancy Leong , Sachit Chandra , and Hounien Chen . Random Cache Read Using a Double Memory . US Patent 7 , 423 , 915. 2008 . Nancy Leong, Sachit Chandra, and Hounien Chen. Random Cache Read Using a Double Memory. US Patent 7, 423, 915. 2008.","journal-title":"US Patent"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00048"},{"key":"e_1_3_2_1_57_1","first-page":"301","volume":"8","author":"Lin Jason T.","year":"2012","unstructured":"Jason T. Lin , Steven S. Cheng , and Shai Traister . System, Method and Memory Device Providing Data Scrambling Compatible with On-chip Copy Operation . US Patent 8 , 301 , 912. 2012 . Jason T. Lin, Steven S. Cheng, and Shai Traister. System, Method and Memory Device Providing Data Scrambling Compatible with On-chip Copy Operation. US Patent 8, 301, 912. 2012.","journal-title":"US Patent"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304035"},{"key":"e_1_3_2_1_59_1","volume-title":"ISCA.","author":"Liu Jamie","year":"2013","unstructured":"Jamie Liu , Ben Jaiyen , Yoongu Kim , Chris Wilkerson , and Onur Mutlu . An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms . In ISCA. 2013 . Jamie Liu, Ben Jaiyen, Yoongu Kim, Chris Wilkerson, and Onur Mutlu. An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms. In ISCA. 2013."},{"key":"e_1_3_2_1_60_1","volume-title":"ISCA.","author":"Liu Jamie","year":"2012","unstructured":"Jamie Liu , Ben Jaiyen , Richard Veras , and Onur Mutlu . RAIDR: Retention-aware Intelligent DRAM Refresh . In ISCA. 2012 . Jamie Liu, Ben Jaiyen, Richard Veras, and Onur Mutlu. RAIDR: Retention-aware Intelligent DRAM Refresh. In ISCA. 2012."},{"key":"e_1_3_2_1_61_1","volume-title":"FAST.","author":"Liu Ren-Shuo","year":"2012","unstructured":"Ren-Shuo Liu , Chia-Lin Yang , and Wei Wu . Optimizing NAND Flash-based SSDs via Retention Relaxation . In FAST. 2012 . Ren-Shuo Liu, Chia-Lin Yang, and Wei Wu. Optimizing NAND Flash-based SSDs via Retention Relaxation. In FAST. 2012."},{"key":"e_1_3_2_1_62_1","volume-title":"ISCA.","author":"Luo Haocong","year":"2020","unstructured":"Haocong Luo , Taha Shahroodi , Hasan Hassan , Minesh Patel , A. Giray Yaglikci , Lois Orosa , CLR-DRAM: A Low-cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-of . In ISCA. 2020 . Haocong Luo, Taha Shahroodi, Hasan Hassan, Minesh Patel, A. Giray Yaglikci, Lois Orosa, et al. CLR-DRAM: A Low-cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-of. In ISCA. 2020."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208284"},{"key":"e_1_3_2_1_64_1","article-title":"Enabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory","author":"Luo Yixin","year":"2016","unstructured":"Yixin Luo , Saugata Ghose , Yu Cai , Erich F. Haratsch , and Onur Mutlu . Enabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory . IEEE JSAC. 2016 . Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu. Enabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory. IEEE JSAC. 2016.","journal-title":"IEEE JSAC."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00050"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/3219617.3219659"},{"key":"e_1_3_2_1_67_1","unstructured":"Macronix. Technical Note: Improving NAND Throughput with Two-Plane and Cache Operations. https:\/\/www.macronix.com\/Lists\/ApplicationNote\/ Attachments\/1907\/AN0268V1_Improving%20NAND %20Throughput%20with% 20Two-Plane%20and%20Cache%20Operations.pdf. 2013.  Macronix. Technical Note: Improving NAND Throughput with Two-Plane and Cache Operations. https:\/\/www.macronix.com\/Lists\/ApplicationNote\/ Attachments\/1907\/AN0268V1_Improving%20NAND %20Throughput%20with% 20Two-Plane%20and%20Cache%20Operations.pdf. 2013."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"e_1_3_2_1_69_1","volume-title":"Technical Note: NAND Flash Performance Increase Using the Micron PAGE READ CACHE MODE Command. https:\/\/www.micron.com\/-\/media\/client\/global\/Documents\/Products\/Technical%20Note\/NAND%20Flash\/ tn2901.pdf","year":"2004","unstructured":"Micron. Technical Note: NAND Flash Performance Increase Using the Micron PAGE READ CACHE MODE Command. https:\/\/www.micron.com\/-\/media\/client\/global\/Documents\/Products\/Technical%20Note\/NAND%20Flash\/ tn2901.pdf . 2004 . Micron. Technical Note: NAND Flash Performance Increase Using the Micron PAGE READ CACHE MODE Command. https:\/\/www.micron.com\/-\/media\/client\/global\/Documents\/Products\/Technical%20Note\/NAND%20Flash\/ tn2901.pdf. 2004."},{"key":"e_1_3_2_1_70_1","volume-title":"MT29F4G08BACWP, MT29F8G08FACWP.","year":"2005","unstructured":"Micron. NAND Flash Memory Data Sheet: MT29F2G08AACWP , MT29F4G08BACWP, MT29F8G08FACWP. 2005 . Micron. NAND Flash Memory Data Sheet: MT29F2G08AACWP, MT29F4G08BACWP, MT29F8G08FACWP. 2005."},{"key":"e_1_3_2_1_71_1","volume-title":"MT29F32G08AFABA, MT29F64G08A[J\/K\/M]ABA, MT29F128G08AUABA, MT29F16G08ABCBB, MT29F32G08AECBB, MT29F64G08A[K\/M]CBB, MT29F128G08AUCBB.","year":"2009","unstructured":"Micron. NAND Flash Memory Data Sheet: MT29F16G08ABABA , MT29F32G08AFABA, MT29F64G08A[J\/K\/M]ABA, MT29F128G08AUABA, MT29F16G08ABCBB, MT29F32G08AECBB, MT29F64G08A[K\/M]CBB, MT29F128G08AUCBB. 2009 . Micron. NAND Flash Memory Data Sheet: MT29F16G08ABABA, MT29F32G08AFABA, MT29F64G08A[J\/K\/M]ABA, MT29F128G08AUABA, MT29F16G08ABCBB, MT29F32G08AECBB, MT29F64G08A[K\/M]CBB, MT29F128G08AUCBB. 2009."},{"key":"e_1_3_2_1_72_1","volume-title":"MT29F64G08CEACA, MT29F64G08CFACA, MT29F128G08CXACA, MT29F64G08CECCB.","year":"2010","unstructured":"Micron. NAND Flash Memory Data Sheet: MT29F32G08CBACA , MT29F64G08CEACA, MT29F64G08CFACA, MT29F128G08CXACA, MT29F64G08CECCB. 2010 . Micron. NAND Flash Memory Data Sheet: MT29F32G08CBACA, MT29F64G08CEACA, MT29F64G08CFACA, MT29F128G08CXACA, MT29F64G08CECCB. 2010."},{"key":"e_1_3_2_1_73_1","volume-title":"Product Flyer: Micron 3D NAND Flash Memory. https: \/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/productlfyer\/3d_nand_flyer.pdf?la=en","year":"2016","unstructured":"Micron. Product Flyer: Micron 3D NAND Flash Memory. https: \/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/productlfyer\/3d_nand_flyer.pdf?la=en . 2016 . Micron. Product Flyer: Micron 3D NAND Flash Memory. https: \/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/productlfyer\/3d_nand_flyer.pdf?la=en. 2016."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_2_1_75_1","volume-title":"Research Problems and Opportunities in Memory Systems. SUPERFRI","author":"Mutlu Onur","year":"2015","unstructured":"Onur Mutlu and Lavanya Subramanian . Research Problems and Opportunities in Memory Systems. SUPERFRI . 2015 . Onur Mutlu and Lavanya Subramanian. Research Problems and Opportunities in Memory Systems. SUPERFRI. 2015."},{"key":"e_1_3_2_1_76_1","volume-title":"FAST.","author":"Narayanan Dushyanth","year":"2008","unstructured":"Dushyanth Narayanan , Austin Donnelly, and Antony Rowstron. Write Ofloading: Practical Power Management for Enterprise Storage . In FAST. 2008 . Dushyanth Narayanan, Austin Donnelly, and Antony Rowstron. Write Ofloading: Practical Power Management for Enterprise Storage. In FAST. 2008."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218631"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898032"},{"key":"e_1_3_2_1_80_1","volume-title":"NVMSA.","author":"Park Jisung","year":"2018","unstructured":"Jisung Park , Myungsuk Kim , Sungjin Lee , and Jihong Kim . Improving I\/O Performance of Large-page Flash Storage Systems Using Subpage-parallel Reads. In NVMSA. 2018 . Jisung Park, Myungsuk Kim, Sungjin Lee, and Jihong Kim. Improving I\/O Performance of Large-page Flash Storage Systems Using Subpage-parallel Reads. In NVMSA. 2018."},{"key":"e_1_3_2_1_81_1","volume-title":"ISCA.","author":"Patel Minesh","year":"2017","unstructured":"Minesh Patel , Jeremie S. Kim , and Onur Mutlu . The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions . In ISCA. 2017 . Minesh Patel, Jeremie S. Kim, and Onur Mutlu. The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions. In ISCA. 2017."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_2_1_83_1","volume-title":"32Gb A-die NAND Flash Datasheet","year":"2009","unstructured":"Samsung. 32Gb A-die NAND Flash Datasheet . 2009 . Samsung. 32Gb A-die NAND Flash Datasheet. 2009."},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358311"},{"key":"e_1_3_2_1_85_1","volume-title":"FAST.","author":"Tavakkol Arash","year":"2018","unstructured":"Arash Tavakkol , Juan G\u00f3mez-Luna , Mohammad Sadrosadati , Saugata Ghose , and Onur Mutlu . MQSim: A Framework for Enabling Realistic Studies of Modern Multi-queue SSD Devices . In FAST. 2018 . Arash Tavakkol, Juan G\u00f3mez-Luna, Mohammad Sadrosadati, Saugata Ghose, and Onur Mutlu. MQSim: A Framework for Enabling Realistic Studies of Modern Multi-queue SSD Devices. In FAST. 2018."},{"key":"e_1_3_2_1_86_1","volume-title":"ISCA.","author":"Tavakkol Arash","year":"2018","unstructured":"Arash Tavakkol , Mohammad Sadrosadati , Saugata Ghose , Jeremie Kim , Yixin Luo , Yaohua Wang , et al. FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives . In ISCA. 2018 . Arash Tavakkol, Mohammad Sadrosadati, Saugata Ghose, Jeremie Kim, Yixin Luo, Yaohua Wang, et al. FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives. In ISCA. 2018."},{"key":"e_1_3_2_1_87_1","volume-title":"NAND Memory Toggle DDR1.0 Technial Data Sheet","year":"2012","unstructured":"Toshiba. NAND Memory Toggle DDR1.0 Technial Data Sheet . 2012 . Toshiba. NAND Memory Toggle DDR1.0 Technial Data Sheet. 2012."},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_89_1","volume-title":"Minesh Patel, et al. Reducing DRAM Latency via Charge-level-aware Look-ahead Partial Restoration. In MICRO.","author":"Wang Yaohua","year":"2018","unstructured":"Yaohua Wang , Arash Tavakkol , Lois Orosa , Saugata Ghose , Nika Mansouri Ghiasi , Minesh Patel, et al. Reducing DRAM Latency via Charge-level-aware Look-ahead Partial Restoration. In MICRO. 2018 . Yaohua Wang, Arash Tavakkol, Lois Orosa, Saugata Ghose, Nika Mansouri Ghiasi, Minesh Patel, et al. Reducing DRAM Latency via Charge-level-aware Look-ahead Partial Restoration. In MICRO. 2018."},{"key":"e_1_3_2_1_90_1","volume-title":"Open NAND Flash Interface Specification Revision 4.2. https: \/\/media-www.micron.com\/-\/media\/client\/onfi\/specs\/onfi_4_2-gold.pdf","author":"Workgroup ONFI","year":"2020","unstructured":"ONFI Workgroup . Open NAND Flash Interface Specification Revision 4.2. https: \/\/media-www.micron.com\/-\/media\/client\/onfi\/specs\/onfi_4_2-gold.pdf . 2020 . ONFI Workgroup. Open NAND Flash Interface Specification Revision 4.2. https: \/\/media-www.micron.com\/-\/media\/client\/onfi\/specs\/onfi_4_2-gold.pdf. 2020."},{"key":"e_1_3_2_1_91_1","volume-title":"FAST.","author":"Wu Guanying","year":"2012","unstructured":"Guanying Wu and Xubin He . Reducing SSD Read Latency via NAND Flash Program and Erase Suspension . In FAST. 2012 . Guanying Wu and Xubin He. Reducing SSD Read Latency via NAND Flash Program and Erase Suspension. In FAST. 2012."},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/3162616"},{"key":"e_1_3_2_1_93_1","volume-title":"FMS.","author":"Yang Jef","year":"2011","unstructured":"Jef Yang . High-eficiency SSD for Reliable Data Storage Systems . In FMS. 2011 . Jef Yang. High-eficiency SSD for Reliable Data Storage Systems. In FMS. 2011."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"e_1_3_2_1_95_1","volume-title":"FAST.","author":"Zheng Da","year":"2015","unstructured":"Da Zheng , Disa Mhembere , Randal Burns , Joshua Vogelstein , Carey E. Priebe , and Alexander S. Szalay . FlashGraph: Processing Billion-node Graphs on an Array of Commodity SSDs . In FAST. 2015 . Da Zheng, Disa Mhembere, Randal Burns, Joshua Vogelstein, Carey E. Priebe, and Alexander S. Szalay. FlashGraph: Processing Billion-node Graphs on an Array of Commodity SSDs. In FAST. 2015."}],"event":{"name":"ASPLOS '21: 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Virtual USA","acronym":"ASPLOS '21","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446719","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3445814.3446719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:14Z","timestamp":1750195694000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446719"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,17]]},"references-count":95,"alternative-id":["10.1145\/3445814.3446719","10.1145\/3445814"],"URL":"https:\/\/doi.org\/10.1145\/3445814.3446719","relation":{},"subject":[],"published":{"date-parts":[[2021,4,17]]},"assertion":[{"value":"2021-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}