{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:23:33Z","timestamp":1784643813216,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":140,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,4,17]],"date-time":"2021-04-17T00:00:00Z","timestamp":1618617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,4,19]]},"DOI":"10.1145\/3445814.3446749","type":"proceedings-article","created":{"date-parts":[[2021,4,11]],"date-time":"2021-04-11T17:06:26Z","timestamp":1618160786000},"page":"329-345","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":156,"title":["SIMDRAM: a framework for bit-serial SIMD processing using DRAM"],"prefix":"10.1145","author":[{"given":"Nastaran","family":"Hajinazar","sequence":"first","affiliation":[{"name":"ETH Zurich, Switzerland \/ Simon Fraser University, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Geraldo F.","family":"Oliveira","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sven","family":"Gregorio","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jo\u00e3o Dinis","family":"Ferreira","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nika Mansouri","family":"Ghiasi","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minesh","family":"Patel","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammed","family":"Alser","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juan","family":"G\u00f3mez-Luna","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_3_2_1_2_1","volume-title":"DATE","author":"Ahmed H.","year":"2019","unstructured":"H. Ahmed , P. C. Santos , J. P. C. Lima , R. F. Moura , M. A. Z. Alves , A. C. S. Beck , and L. Carro , A Compiler for Automatic Selection of Suitable Processing-inMemory Instructions , in DATE , 2019 . H. Ahmed, P. C. Santos, J. P. C. Lima, R. F. Moura, M. A. Z. Alves, A. C. S. Beck, and L. Carro, A Compiler for Automatic Selection of Suitable Processing-inMemory Instructions, in DATE, 2019."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_5_1","volume-title":"ISCA","author":"Akin B.","year":"2016","unstructured":"B. Akin , F. Franchetti , and J. C. Hoe , Data Reorganization in Memory Using 3D-Stacked DRAM , in ISCA , 2016 . B. Akin, F. Franchetti, and J. C. Hoe, Data Reorganization in Memory Using 3D-Stacked DRAM, in ISCA, 2016."},{"key":"e_1_3_2_1_6_1","volume-title":"TCAS-I","author":"Ali M. F.","year":"2019","unstructured":"M. F. Ali , A. Jaiswal , and K. Roy , In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology , in TCAS-I , 2019 . M. F. Ali, A. Jaiswal, and K. Roy, In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology, in TCAS-I, 2019."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"e_1_3_2_1_8_1","volume-title":"DAC","author":"Angizi S.","year":"2020","unstructured":"S. Angizi , N. A. Fahmi , W. Zhang , and D. Fan , PIM-Assembler: A Processing-inMemory Platform for Genome Assembly , in DAC , 2020 . S. Angizi, N. A. Fahmi, W. Zhang, and D. Fan, PIM-Assembler: A Processing-inMemory Platform for Genome Assembly, in DAC, 2020."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317984"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942101"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240799"},{"key":"e_1_3_2_1_12_1","volume-title":"ASP-DAC","author":"Angizi S.","year":"2018","unstructured":"S. Angizi , Z. He , F. Parveen , and D. Fan , IMCE: Energy-Eficient Bitwise InMemory Convolution Engine for Deep Neural Network , in ASP-DAC , 2018 . S. Angizi, Z. He, F. Parveen, and D. Fan, IMCE: Energy-Eficient Bitwise InMemory Convolution Engine for Deep Neural Network, in ASP-DAC, 2018."},{"key":"e_1_3_2_1_13_1","volume-title":"Cortex-A8 Technical Reference Manual","author":"Ltd ARM","year":"2010","unstructured":"ARM Ltd . , Cortex-A8 Technical Reference Manual , 2010 . ARM Ltd., Cortex-A8 Technical Reference Manual, 2010."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2764942"},{"key":"e_1_3_2_1_15_1","volume-title":"TC","author":"Batcher K. E.","year":"1982","unstructured":"K. E. Batcher , Bit-Serial Parallel Processing Systems , in TC , 1982 . K. E. Batcher, Bit-Serial Parallel Processing Systems, in TC, 1982."},{"key":"e_1_3_2_1_16_1","author":"Binkert N.","year":"2011","unstructured":"N. Binkert , B. Beckmann , G. Black , S. K. Reinhardt , A. Saidi , A. Basu , J. Hestness , D. R. Hower , T. Krishna , S. Sardashti , R. Sen , K. Sewell , M. Shoaib , N. Vaish , M. D. Hill , and D. A. Wood , The gem5 Simulator, Comput. Archit. News , 2011 . N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, The gem5 Simulator, Comput. Archit. News, 2011.","journal-title":"The gem5 Simulator, Comput. Archit. News"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2577557"},{"key":"e_1_3_2_1_19_1","volume-title":"ISCA","author":"Boroumand A.","year":"2019","unstructured":"A. Boroumand , S. Ghose , M. Patel , H. Hassan , B. Lucia , R. Ausavarungnirun , K. Hsieh , N. Hajinazar , K. T. Malladi , H. Zheng , and O. Mutlu , CoNDA: Eficient Cache Coherence Support for Near-Data Accelerators , in ISCA , 2019 . A. Boroumand, S. Ghose, M. Patel, H. Hassan, B. Lucia, R. Ausavarungnirun, K. Hsieh, N. Hajinazar, K. T. Malladi, H. Zheng, and O. Mutlu, CoNDA: Eficient Cache Coherence Support for Near-Data Accelerators, in ISCA, 2019."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_22_1","volume-title":"Professional CUDA C Programming","author":"Cheng J.","year":"2014","unstructured":"J. Cheng , M. Grossman , and T. McKercher , Professional CUDA C Programming . John Wiley & amp; Sons, 2014 . J. Cheng, M. Grossman, and T. McKercher, Professional CUDA C Programming. John Wiley & Sons, 2014."},{"key":"e_1_3_2_1_23_1","volume-title":"ISCA","author":"Chi P.","year":"2016","unstructured":"P. Chi , S. Li , C. Xu , T. Zhang , J. Zhao , Y. Liu , Y. Wang , and Y. Xie , PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory , in ISCA , 2016 . P. Chi, S. Li, C. Xu, T. Zhang, J. Zhao, Y. Liu, Y. Wang, and Y. Xie, PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory, in ISCA, 2016."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"e_1_3_2_1_25_1","volume-title":"HCS","author":"Devaux F.","year":"2019","unstructured":"F. Devaux , The True Processing in Memory Accelerator , in HCS , 2019 . F. Devaux, The True Processing in Memory Accelerator, in HCS, 2019."},{"key":"e_1_3_2_1_26_1","volume-title":"TPDS","author":"Dlugosch P.","year":"2014","unstructured":"P. Dlugosch , D. Brown , P. Glendenning , M. Leventhal , and H. Noyes , An Eficient and Scalable Semiconductor Architecture for Parallel Automata Processing , TPDS , 2014 . P. Dlugosch, D. Brown, P. Glendenning, M. Leventhal, and H. Noyes, An Eficient and Scalable Semiconductor Architecture for Parallel Automata Processing, TPDS, 2014."},{"key":"e_1_3_2_1_27_1","volume-title":"ISCA","author":"Drumond M.","year":"2017","unstructured":"M. Drumond , A. Daglis , N. Mirzadeh , D. Ustiugov , J. Picorel , B. Falsafi , B. Grot , and D. Pnevmatikatos , The Mondrian Data Engine , in ISCA , 2017 . M. Drumond, A. Daglis, N. Mirzadeh, D. Ustiugov, J. Picorel, B. Falsafi, B. Grot, and D. Pnevmatikatos, The Mondrian Data Engine, in ISCA, 2017."},{"key":"e_1_3_2_1_28_1","volume-title":"ISCA","author":"Eckert C.","year":"2018","unstructured":"C. Eckert , X. Wang , J. Wang , A. Subramaniyan , R. Iyer , D. Sylvester , D. Blaauw , and R. Das , Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks , in ISCA , 2018 . C. Eckert, X. Wang, J. Wang, A. Subramaniyan, R. Iyer, D. Sylvester, D. Blaauw, and R. Das, Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks, in ISCA, 2018."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00035"},{"key":"e_1_3_2_1_31_1","volume-title":"Intel AVX : New Frontiers in Performance Improvements and Energy Eficiency","author":"Firasta N.","year":"2008","unstructured":"N. Firasta , M. Buxton , P. Jinbo , K. Nasri , and S. Kuo , Intel AVX : New Frontiers in Performance Improvements and Energy Eficiency , Intel Corp ., 2008 , white paper. N. Firasta, M. Buxton, P. Jinbo, K. Nasri, and S. Kuo, Intel AVX : New Frontiers in Performance Improvements and Energy Eficiency, Intel Corp., 2008, white paper."},{"key":"e_1_3_2_1_32_1","unstructured":"Free Software Foundation GNU Project: Auto-Vectorization in GCC https: \/\/gcc.gnu.org\/projects\/tree-ssa\/vectorization.html.  Free Software Foundation GNU Project: Auto-Vectorization in GCC https: \/\/gcc.gnu.org\/projects\/tree-ssa\/vectorization.html."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173171"},{"key":"e_1_3_2_1_35_1","volume-title":"ISCA","author":"Fujiki D.","year":"2019","unstructured":"D. Fujiki , S. Mahlke , and R. Das , Duality Cache for Data Parallel Acceleration , in ISCA , 2019 . D. Fujiki, S. Mahlke, and R. Das, Duality Cache for Data Parallel Acceleration, in ISCA, 2019."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0970"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"e_1_3_2_1_40_1","volume-title":"IBM JRD","author":"Ghose S.","year":"2019","unstructured":"S. Ghose , A. Boroumand , J. S. Kim , J. G\u00f3mez-Luna , and O. Mutlu , Processingin-Memory: A Workload-Driven Perspective , IBM JRD , 2019 . S. Ghose, A. Boroumand, J. S. Kim, J. G\u00f3mez-Luna, and O. Mutlu, Processingin-Memory: A Workload-Driven Perspective, IBM JRD, 2019."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-90385-9_5"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00031"},{"key":"e_1_3_2_1_43_1","volume-title":"Computer","author":"Gokhale M.","year":"1995","unstructured":"M. Gokhale , B. Holmes , and K. Iobst , Processing in Memory: The Terasys Massively Parallel PIM Array , Computer , 1995 . M. Gokhale, B. Holmes, and K. Iobst, Processing in Memory: The Terasys Massively Parallel PIM Array, Computer, 1995."},{"key":"e_1_3_2_1_44_1","volume-title":"Digital Image Processing","author":"Gonzalez R. C.","year":"2002","unstructured":"R. C. Gonzalez and R. E. Woods , Digital Image Processing , 2 nd ed. AddisonWesley , 2002 . R. C. Gonzalez and R. E. Woods, Digital Image Processing, 2nd ed. AddisonWesley, 2002.","edition":"2"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/3086952"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903512"},{"key":"e_1_3_2_1_47_1","volume-title":"ISCA","author":"Gu P.","year":"2020","unstructured":"P. Gu , X. Xie , Y. Ding , G. Chen , W. Zhang , D. Niu , and Y. Xie , iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture , in ISCA , 2020 . P. Gu, X. Xie, Y. Ding, G. Chen, W. Zhang, D. Niu, and Y. Xie, iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture, in ISCA, 2020."},{"key":"e_1_3_2_1_48_1","volume-title":"SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM, arXiv","author":"Hajinazar N.","year":"2021","unstructured":"N. Hajinazar , G. F. Oliveira , S. Gregorio , J. D. Ferreira , N. Mansouri Ghiasi , M. Patel , M. Alser , S. Ghose , J. G\u00f3mez-Luna , and O. Mutlu , SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM, arXiv , 2021 . N. Hajinazar, G. F. Oliveira, S. Gregorio, J. D. Ferreira, N. Mansouri Ghiasi, M. Patel, M. Alser, S. Ghose, J. G\u00f3mez-Luna, and O. Mutlu, SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM, arXiv, 2021."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3369391"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/163359.163361"},{"key":"e_1_3_2_1_52_1","volume-title":"ISCA","author":"Hsieh K.","year":"2016","unstructured":"K. Hsieh , E. Ebrahimi , G. Kim , N. Chatterjee , M. O'Connor , N. Vijaykumar , O. Mutlu , and S. W. Keckler , ? Transparent Ofloading and Mapping (TOM) Enabling Programmer-Transparent Near-Data Processing in GPU Systems , ? in ISCA , 2016 . K. Hsieh, E. Ebrahimi, G. Kim, N. Chatterjee, M. O'Connor, N. Vijaykumar, O. Mutlu, and S. W. Keckler, ? Transparent Ofloading and Mapping (TOM) Enabling Programmer-Transparent Near-Data Processing in GPU Systems, ? in ISCA, 2016."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_1_54_1","first-page":"2014","volume":"1","author":"Hybrid Memory Cube Consortium","unstructured":"Hybrid Memory Cube Consortium , ? Hybrid Memory Cube Specification Rev. 2 . 1 ,? 2014 . Hybrid Memory Cube Consortium, ? Hybrid Memory Cube Specification Rev. 2.1,? 2014.","journal-title":"Rev. 2"},{"key":"e_1_3_2_1_55_1","first-page":"754","author":"Floating-Point Arithmetic IEEE","year":"2019","unstructured":"IEEE , ? IEEE Standard for Floating-Point Arithmetic ,? Standard 754 - 2019 , 2019 . IEEE, ? IEEE Standard for Floating-Point Arithmetic,? Standard 754-2019, 2019.","journal-title":"Standard"},{"key":"e_1_3_2_1_56_1","volume-title":"ISCA","author":"Imani M.","year":"2019","unstructured":"M. Imani , S. Gupta , Y. Kim , and T. Rosing , ? FloatPIM: In-Memory Acceleration of Deep Neural Network Training with High Precision ,? in ISCA , 2019 . M. Imani, S. Gupta, Y. Kim, and T. Rosing, ? FloatPIM: In-Memory Acceleration of Deep Neural Network Training with High Precision ,? in ISCA, 2019."},{"key":"e_1_3_2_1_57_1","unstructured":"Intel Corp. ?6th Generation Intel Core Processor Family Datasheet ? http:\/\/www. intel.com\/content\/www\/us\/en\/processors\/core\/.  Intel Corp. ?6th Generation Intel Core Processor Family Datasheet ? http:\/\/www. intel.com\/content\/www\/us\/en\/processors\/core\/."},{"key":"e_1_3_2_1_58_1","volume-title":"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual","author":"Intel Corp.","year":"2016","unstructured":"Intel Corp. , Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual , Vol. 3 , 2016 . Intel Corp., Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual, Vol. 3, 2016."},{"key":"e_1_3_2_1_59_1","unstructured":"International Technology Roadmap for Semiconductors ?ITRS Reports ? http:\/\/www.itrs2.net\/itrs-reports.html 2015.  International Technology Roadmap for Semiconductors ?ITRS Reports ? http:\/\/www.itrs2.net\/itrs-reports.html 2015."},{"key":"e_1_3_2_1_60_1","volume-title":"High Bandwidth Memory (HBM) DRAM ,?","author":"Solid State Technology Assn JEDEC","year":"2020","unstructured":"JEDEC Solid State Technology Assn ., ? JESD235C : High Bandwidth Memory (HBM) DRAM ,? January 2020 . JEDEC Solid State Technology Assn., ? JESD235C: High Bandwidth Memory (HBM) DRAM ,? January 2020."},{"key":"e_1_3_2_1_62_1","volume-title":"The Memory Forum","author":"Kang U.","year":"2014","unstructured":"U. Kang , H.-S. Yu , C. Park , H. Zheng , J. Halbert , K. Bains , S. Jang , and J. S. Choi , ? Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling ,? in The Memory Forum , 2014 . U. Kang, H.-S. Yu, C. Park, H. Zheng, J. Halbert, K. Bains, S. Jang, and J. S. Choi, ? Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,? in The Memory Forum, 2014."},{"key":"e_1_3_2_1_63_1","volume-title":"ISCA","author":"Kim D.","year":"2016","unstructured":"D. Kim , J. Kung , S. Chai , S. Yalamanchili , and S. Mukhopadhyay , ?Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory ,? in ISCA , 2016 . D. Kim, J. Kung, S. Chai, S. Yalamanchili, and S. Mukhopadhyay, ?Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory,? in ISCA, 2016."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00051"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00011"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1186\/s12864-018-4460-0"},{"key":"e_1_3_2_1_67_1","volume-title":"ISCA","author":"Kim Y.","year":"2014","unstructured":"Y. Kim , R. Daly , J. Kim , C. Fallin , j. Lee, D. Lee , C. Wilkerson , K. Lai , and O. Mutlu , ? RowHammer: Reliability Analysis and Security Implications ,? in ISCA , 2014 . Y. Kim, R. Daly, J. Kim, C. Fallin, j. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, ? RowHammer: Reliability Analysis and Security Implications ,? in ISCA, 2014."},{"key":"e_1_3_2_1_68_1","volume-title":"ISCA","author":"Kim Y.","year":"2014","unstructured":"Y. Kim , R. Daly , J. Kim , C. Fallin , J. H. Lee , D. Lee , C. Wilkerson , K. Lai , and O. Mutlu , ? Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors ,? in ISCA , 2014 . Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, ? Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors ,? in ISCA, 2014."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_70_1","volume-title":"ISCA","author":"Kim Y.","year":"2012","unstructured":"Y. Kim , V. Seshadri , D. Lee , J. Liu , and O. Mutlu , ? A Case for Exploiting SubarrayLevel Parallelism (SALP ) in DRAM ,? in ISCA , 2012 . Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu, ? A Case for Exploiting SubarrayLevel Parallelism (SALP ) in DRAM ,? in ISCA, 2012."},{"key":"e_1_3_2_1_71_1","volume-title":"CAL","author":"Kim Y.","year":"2015","unstructured":"Y. Kim , W. Yang , and O. Mutlu , ? Ramulator: A Fast and Extensible DRAM Simulator ,? CAL , 2015 . Y. Kim, W. Yang, and O. Mutlu, ? Ramulator: A Fast and Extensible DRAM Simulator,? CAL, 2015."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_73_1","volume-title":"Convolutional Neural Networks,? http:\/\/yann.lecun.com\/exdb\/lenet","author":"LeCun Y.","year":"2015","unstructured":"Y. LeCun , L. Bottou , Y. Bengio , and P. Hafner , ?LeNet-5 , Convolutional Neural Networks,? http:\/\/yann.lecun.com\/exdb\/lenet , 2015 . Y. LeCun, L. Bottou, Y. Bengio, and P. Hafner, ?LeNet-5, Convolutional Neural Networks,? http:\/\/yann.lecun.com\/exdb\/lenet, 2015."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"e_1_3_2_1_75_1","volume-title":"ACM TACO","author":"Lee D.","year":"2016","unstructured":"D. Lee , S. Ghose , G. Pekhimenko , S. Khan , and O. Mutlu , ? Simultaneous MultiLayer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost ,? ACM TACO , 2016 . D. Lee, S. Ghose, G. Pekhimenko, S. Khan, and O. Mutlu, ? Simultaneous MultiLayer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost,? ACM TACO, 2016."},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_78_1","volume-title":"HPCA","author":"Lee D.","year":"2013","unstructured":"D. Lee , Y. Kim , V. Seshadri , J. Liu , L. Subramanian , and O. Mutlu , ? Tiered-Latency DRAM : A Low Latency and Low Cost DRAM Architecture , ? in HPCA , 2013 . D. Lee, Y. Kim, V. Seshadri, J. Liu, L. Subramanian, and O. Mutlu, ? Tiered-Latency DRAM : A Low Latency and Low Cost DRAM Architecture, ? in HPCA, 2013."},{"key":"e_1_3_2_1_79_1","volume-title":"ISCA","author":"Lee E.","year":"2019","unstructured":"E. Lee , I. Kang , S. Lee , G. E. Suh , and J. H. Ahn , ? TWiCe: Preventing RowHammering by Exploiting Time Window Counters ,? in ISCA , 2019 . E. Lee, I. Kang, S. Lee, G. E. Suh, and J. H. Ahn, ? TWiCe: Preventing RowHammering by Exploiting Time Window Counters ,? in ISCA, 2019."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.42"},{"key":"e_1_3_2_1_81_1","volume-title":"Radial-Basis Function, and Backpropagation Neural Networks,? Neural Computation","author":"Lee Y.","year":"1991","unstructured":"Y. Lee , ? Handwritten Digit Recognition Using k- Nearest-Neighbor , Radial-Basis Function, and Backpropagation Neural Networks,? Neural Computation , 1991 . Y. Lee, ? Handwritten Digit Recognition Using k-Nearest-Neighbor, Radial-Basis Function, and Backpropagation Neural Networks,? Neural Computation, 1991."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00052"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00062"},{"key":"e_1_3_2_1_84_1","volume-title":"MICRO","author":"Li S.","year":"2017","unstructured":"S. Li , D. Niu , K. T. Malladi , H. Zheng , B. Brennan , and Y. Xie , ?DRISA: A DRAMBased Reconfigurable In-Situ Accelerator ,? in MICRO , 2017 . S. Li, D. Niu, K. T. Malladi, H. Zheng, B. Brennan, and Y. Xie, ?DRISA: A DRAMBased Reconfigurable In-Situ Accelerator ,? in MICRO, 2017."},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2465322"},{"key":"e_1_3_2_1_87_1","unstructured":"LLVM Project ? Auto-Vectorization in LLVM-LLVM 12 Documentation ? https: \/\/llvm.org\/docs\/Vectorizers.html.  LLVM Project ? Auto-Vectorization in LLVM-LLVM 12 Documentation ? https: \/\/llvm.org\/docs\/Vectorizers.html."},{"key":"e_1_3_2_1_88_1","volume-title":"WoNDP","author":"Loh G. H.","year":"2013","unstructured":"G. H. Loh , N. Jayasena , M. Oskin , M. Nutter , D. Roberts , M. Meswani , D. P. Zhang , and M. Ignatowski , ? A Processing in Memory Taxonomy and a Case for Studying Fixed-Function PIM ,? in WoNDP , 2013 . G. H. Loh, N. Jayasena, M. Oskin, M. Nutter, D. Roberts, M. Meswani, D. P. Zhang, and M. Ignatowski, ? A Processing in Memory Taxonomy and a Case for Studying Fixed-Function PIM ,? in WoNDP, 2013."},{"key":"e_1_3_2_1_89_1","volume-title":"WIVOSCA","author":"Lopes B.","year":"2013","unstructured":"B. Lopes , R. Auler , R. Azevedo , and E. Borin , ISA Aging: A X86 Case Study , in WIVOSCA , 2013 . B. Lopes, R. Auler, R. Azevedo, and E. Borin, ISA Aging: A X86 Case Study, in WIVOSCA, 2013."},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750391"},{"key":"e_1_3_2_1_91_1","volume-title":"DSN","author":"Luo Y.","year":"2014","unstructured":"Y. Luo , S. Govindan , B. Sharma , M. Santaniello , J. Meza , A. Kansal , J. Liu , B. Khessib , K. Vaid , and O. Mutlu , Characterizing Application Memory Error Vulnerability to Optimize Data Center Cost via Heterogeneous-Reliability Memory , in DSN , 2014 . Y. Luo, S. Govindan, B. Sharma, M. Santaniello, J. Meza, A. Kansal, J. Liu, B. Khessib, K. Vaid, and O. Mutlu, Characterizing Application Memory Error Vulnerability to Optimize Data Center Cost via Heterogeneous-Reliability Memory, in DSN, 2014."},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_3_2_1_93_1","unstructured":"Micron Technology Inc. ? Calculating Memory System Power for DDR3 ? Technical Note TN-41-01 2015.  Micron Technology Inc. ? Calculating Memory System Power for DDR3 ? Technical Note TN-41-01 2015."},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"crossref","unstructured":"O. Mutlu ? The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser ? in DATE 2017.  O. Mutlu ? The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser ? in DATE 2017.","DOI":"10.23919\/DATE.2017.7927156"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"e_1_3_2_1_97_1","volume-title":"? A Modern Primer on Processing in Memory,? in Emerging Computing: From Devices to Systems-Looking Beyond Moore and Von Neumann","author":"Mutlu O.","year":"2021","unstructured":"O. Mutlu , S. Ghose , J. G\u00f3mez-Luna , and R. Ausavarungnirun , ? A Modern Primer on Processing in Memory,? in Emerging Computing: From Devices to Systems-Looking Beyond Moore and Von Neumann . Springer , 2021 . O. Mutlu, S. Ghose, J. G\u00f3mez-Luna, and R. Ausavarungnirun, ? A Modern Primer on Processing in Memory,? in Emerging Computing: From Devices to Systems-Looking Beyond Moore and Von Neumann. Springer, 2021."},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"e_1_3_2_1_100_1","volume-title":"ISCA","author":"Mutlu O.","year":"2008","unstructured":"O. Mutlu and T. Moscibroda , ? Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems ,? in ISCA , 2008 . O. Mutlu and T. Moscibroda, ? Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems ,? in ISCA, 2008."},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"e_1_3_2_1_102_1","volume-title":"Arizona State Univ., ?Predictive Technology Model,? http:\/\/ptm. asu.edu\/","author":"NIMO Group","year":"2012","unstructured":"NIMO Group , Arizona State Univ., ?Predictive Technology Model,? http:\/\/ptm. asu.edu\/ , 2012 . NIMO Group, Arizona State Univ., ?Predictive Technology Model,? http:\/\/ptm. asu.edu\/, 2012."},{"key":"e_1_3_2_1_103_1","unstructured":"NVIDIA Corp. ?NVIDIA Management Library (NVML) ? https:\/\/developer. nvidia.com\/nvidia-management-library-nvml.  NVIDIA Corp. ?NVIDIA Management Library (NVML) ? https:\/\/developer. nvidia.com\/nvidia-management-library-nvml."},{"key":"e_1_3_2_1_104_1","unstructured":"NVIDIA Corp. ?NVIDIA Titan V ? https:\/\/www.nvidia.com\/en-us\/titan\/titan-v\/.  NVIDIA Corp. ?NVIDIA Titan V ? https:\/\/www.nvidia.com\/en-us\/titan\/titan-v\/."},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-56258-2_3"},{"key":"e_1_3_2_1_106_1","volume-title":"SIGMETRICS","author":"Oliveira G. F.","year":"2021","unstructured":"G. F. Oliveira , J. G\u00f3mez-Luna , L. Orosa , S. Ghose , N. Vijaykumar , I. Fernandez , M. Sadrosadati , and O. Mutlu , ? A New Methodology and Open-Source Benchmark Suite for Evaluating Data Movement Bottlenecks: A Near-Data Processing Case Study ,? in SIGMETRICS , 2021 . G. F. Oliveira, J. G\u00f3mez-Luna, L. Orosa, S. Ghose, N. Vijaykumar, I. Fernandez, M. Sadrosadati, and O. Mutlu, ? A New Methodology and Open-Source Benchmark Suite for Evaluating Data Movement Bottlenecks: A Near-Data Processing Case Study,? in SIGMETRICS, 2021."},{"key":"e_1_3_2_1_107_1","volume-title":"Version 3.1","author":"OpenACC Organization","year":"2020","unstructured":"OpenACC Organization , The OpenACC\u00aeApplication Programming Interface , Version 3.1 , 2020 . OpenACC Organization, The OpenACC\u00aeApplication Programming Interface, Version 3.1, 2020."},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00017"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.56"},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"e_1_3_2_1_115_1","unstructured":"Rambus Inc. ?Rambus Power Model ? https:\/\/www.rambus.com\/energy\/.  Rambus Inc. ?Rambus Power Model ? https:\/\/www.rambus.com\/energy\/."},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"crossref","unstructured":"P. C. Santos G. F. Oliveira J. P. Lima M. A. Z. Alves L. Carro and A. C. S. Beck ? Processing in 3D Memories to Speed Up Operations on Complex Data Structures ? in DATE 2018.  P. C. Santos G. F. Oliveira J. P. Lima M. A. Z. Alves L. Carro and A. C. S. Beck ? Processing in 3D Memories to Speed Up Operations on Complex Data Structures ? in DATE 2018.","DOI":"10.23919\/DATE.2018.8342135"},{"key":"e_1_3_2_1_117_1","volume-title":"DATE","author":"Santos P. C.","year":"2017","unstructured":"P. C. Santos , G. F. Oliveira , D. G. Tom\u00e9 , M. A. Z. Alves , E. C. Almeida , and L. Carro , ? Operand Size Reconfiguration for Big Data Processing in Memory ,? in DATE , 2017 . P. C. Santos, G. F. Oliveira, D. G. Tom\u00e9, M. A. Z. Alves, E. C. Almeida, and L. Carro, ? Operand Size Reconfiguration for Big Data Processing in Memory,? in DATE, 2017."},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00081"},{"key":"e_1_3_2_1_119_1","volume-title":"ISCA","author":"Seshadri V.","year":"2014","unstructured":"V. Seshadri , A. Bhowmick , O. Mutlu , P. B. Gibbons , M. A. Kozuch , and T. C. Mowry , ?The Dirty-Block Index ,? in ISCA , 2014 . V. Seshadri, A. Bhowmick, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C. Mowry, ?The Dirty-Block Index ,? in ISCA, 2014."},{"key":"e_1_3_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_123_1","volume-title":"Initialization, Bitwise AND and OR,? arXiv: 1610.09603 [cs.AR]","author":"Seshadri V.","year":"2016","unstructured":"V. Seshadri and O. Mutlu , ? The Processing Using Memory Paradigm: In-DRAM Bulk Copy , Initialization, Bitwise AND and OR,? arXiv: 1610.09603 [cs.AR] , 2016 . V. Seshadri and O. Mutlu, ? The Processing Using Memory Paradigm: In-DRAM Bulk Copy, Initialization, Bitwise AND and OR,? arXiv: 1610.09603 [cs.AR], 2016."},{"key":"e_1_3_2_1_124_1","volume-title":"Advances in Computers","volume":"106","author":"Seshadri V.","year":"2017","unstructured":"V. Seshadri and O. Mutlu , ? Simple Operations in Memory to Reduce Data Movement ,? in Advances in Computers , 2017 , vol. 106 . V. Seshadri and O. Mutlu, ? Simple Operations in Memory to Reduce Data Movement ,? in Advances in Computers, 2017, vol. 106."},{"key":"e_1_3_2_1_125_1","first-page":"2019","author":"Seshadri V.","year":"1905","unstructured":"V. Seshadri and O. Mutlu , ? In-DRAM Bulk Bitwise Execution Engine,? arXiv : 1905 . 09822 [cs.AR], 2019 . V. Seshadri and O. Mutlu, ?In-DRAM Bulk Bitwise Execution Engine,? arXiv: 1905. 09822 [cs.AR], 2019.","journal-title":"In-DRAM Bulk Bitwise Execution Engine,? arXiv"},{"key":"e_1_3_2_1_126_1","volume-title":"CAL","author":"SeyyedAghaei Rezaei S. H.","year":"2020","unstructured":"S. H. SeyyedAghaei Rezaei , R. Ausavarungnirun , M. Sadrosadati , O. Mutlu , and M. Daneshtalab , ? NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories ,? CAL , 2020 . S. H. SeyyedAghaei Rezaei, R. Ausavarungnirun, M. Sadrosadati, O. Mutlu, and M. Daneshtalab, ? NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories ,? CAL, 2020."},{"key":"e_1_3_2_1_127_1","volume-title":"ISCA","author":"Shafiee A.","year":"2016","unstructured":"A. Shafiee , A. Nag , N. Muralimanohar , R. Balasubramonian , J. P. Strachan , M. Hu , R. S. Williams , and V. Srikumar , ? ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars ,? in ISCA , 2016 . A. Shafiee, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar, ? ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars ,? in ISCA, 2016."},{"key":"e_1_3_2_1_128_1","doi-asserted-by":"crossref","unstructured":"W. Shooman ? Parallel Computing with Vertical Data ? in EJCC 1960.  W. Shooman ? Parallel Computing with Vertical Data ? in EJCC 1960.","DOI":"10.1145\/1460512.1460521"},{"key":"e_1_3_2_1_129_1","volume-title":"? Very Deep Convolutional Networks for LargeScale Image Recognition ,? arXiv: 1409.1556 [cs.CV]","author":"Simonyan K.","year":"2014","unstructured":"K. Simonyan and A. Zisserman , ? Very Deep Convolutional Networks for LargeScale Image Recognition ,? arXiv: 1409.1556 [cs.CV] , 2014 . K. Simonyan and A. Zisserman, ? Very Deep Convolutional Networks for LargeScale Image Recognition ,? arXiv: 1409.1556 [cs.CV], 2014."},{"key":"e_1_3_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"e_1_3_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_133_1","volume-title":"ISCA","author":"Subramaniyan A.","year":"2017","unstructured":"A. Subramaniyan and R. Das , Parallel Automata Processor , in ISCA , 2017 . A. Subramaniyan and R. Das, Parallel Automata Processor, in ISCA, 2017."},{"key":"e_1_3_2_1_134_1","volume-title":"opengroup.org\/onlinepubs\/7908799\/xsh\/systime.h.html","author":"The Open Group","year":"1997","unstructured":"The Open Group , ? The Single UNIX Specification , Version 2 ,? https:\/\/pubs. opengroup.org\/onlinepubs\/7908799\/xsh\/systime.h.html , 1997 . The Open Group, ? The Single UNIX Specification, Version 2 ,? https:\/\/pubs. opengroup.org\/onlinepubs\/7908799\/xsh\/systime.h.html, 1997."},{"key":"e_1_3_2_1_135_1","unstructured":"Transaction Processing Performance Council ?TPC-H ? http:\/\/www.tpc.org\/ tpch\/.  Transaction Processing Performance Council ?TPC-H ? http:\/\/www.tpc.org\/ tpch\/."},{"key":"e_1_3_2_1_136_1","volume-title":"Computer","author":"Tucker L. W.","year":"1988","unstructured":"L. W. Tucker and G. G. Robertson , Architecture and Applications of the Connection Machine , Computer , 1988 . L. W. Tucker and G. G. Robertson, Architecture and Applications of the Connection Machine, Computer, 1988."},{"key":"e_1_3_2_1_137_1","volume-title":"MICRO","author":"Vogelsang T.","year":"2010","unstructured":"T. Vogelsang , Understanding the Energy Consumption of Dynamic Random Access Memories , in MICRO , 2010 . T. Vogelsang, Understanding the Energy Consumption of Dynamic Random Access Memories, in MICRO, 2010."},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"e_1_3_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00033"},{"key":"e_1_3_2_1_140_1","volume-title":"ISCA","author":"Zha Y.","year":"2020","unstructured":"Y. Zha and J. Li , ? Hyper-AP: Enhancing Associative Processing Through A Full-Stack Optimization ,? in ISCA , 2020 . Y. Zha and J. Li, ? Hyper-AP: Enhancing Associative Processing Through A Full-Stack Optimization ,? in ISCA, 2020."},{"key":"e_1_3_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670336"},{"key":"e_1_3_2_1_143_1","volume-title":"U.S. Patent No. 5, 630, 096","author":"Zuravlef W.","year":"1997","unstructured":"W. Zuravlef and T. Robinson , Controller for a Synchronous DRAM That Maximizes Throughput by Allowing Memory Requests and Commands to Be Issued Out of Order , U.S. Patent No. 5, 630, 096 , 1997 . W. Zuravlef and T. Robinson, Controller for a Synchronous DRAM That Maximizes Throughput by Allowing Memory Requests and Commands to Be Issued Out of Order, U.S. Patent No. 5, 630, 096, 1997."}],"event":{"name":"ASPLOS '21: 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Virtual USA","acronym":"ASPLOS '21","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446749","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3445814.3446749","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:14Z","timestamp":1750195694000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446749"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,17]]},"references-count":140,"alternative-id":["10.1145\/3445814.3446749","10.1145\/3445814"],"URL":"https:\/\/doi.org\/10.1145\/3445814.3446749","relation":{},"subject":[],"published":{"date-parts":[[2021,4,17]]},"assertion":[{"value":"2021-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}